
Analog-to-Digital Converter (ADC)
PXN20 Microcontroller Reference Manual, Rev. 1
34-38
Freescale Semiconductor
34.3.2.34 Power Down Exit Delay Register (PDEDR)
The PDEDR register specifies the delay between the power-down reset and the start of the next conversion.
34.3.2.35 Precision Channel n Data Register (PRECDATAREGn)
The PRECDATAREG
n
registers provide conversion results for the group 0 channel (channels 0–31) data
registers. Each data register gives also some information regarding the corresponding result. One
PRECDATAREG
n
register is provided for each channel.
Address: AD 0x00C8
Access: User read/write
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
0
0
0
0
0
0
0
0
PDED
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 34-35. Power Down Exit Delay Register (PDEDR)
Table 34-37. PDEDR Field Descriptions
Field
Description
PDED
The delay between the power down bit MCR[PWDN] reset and the start of the next conversion.
Address: See
.
Access: User read/write
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
0
0
0
0
0
0
0
0
0
VALID OVERW
RESULT
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
0
0
0
0
0
0
CDATA
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 34-36. Precision Channel n Data Register (PRECDATAREGn)
Table 34-38. PRECDATAREGn Field Descriptions
Field
Description
VALID
Used to notify when the data is valid (a new value has been written). It is automatically cleared when data is
read.
OVERW
Overwrite data. Used to notify when a conversion data is overwritten by a newer result.The new data is written
or discarded according to the OWREN bit of MCR register.
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...