Renesas Hitachi H8S/2191, Hardware Manual

Page: 690 / 1065

Rev. 2.0, 11/00, page 663 of 1037
(4) FIFO Output Pattern Register 1 (FPDRA)
8
*
9
*
W
10
*
W
11
*
12
*
W
*
W
13 14
*
15
—
—
NarrowFFA VFFA AFFA VpulseA MlevelA
1
W W W
ADTRGA STRIGA
0
*
1
*
W
2
*
W
3
*
4
*
W
*
W
5 6
*
7
PPGA4 PPGA3 PPGA2 PPGA1 PPGA0
*
W
PPGA7
W W W
PPGA6 PPGA5
Bit :
Initial value :
R/W :
Bit :
Initial value :
R/W :
Note: * Undetermined
FPDRA is a buffer register for the output pattern register of FIFO1. When the timing pattern is
written in FTPRA the output pattern data written in FPDRA is written at the same time to the
position pointed by the buffer pointer of FIFO1. Be sure to write the output pattern data in
FPDRA before writing it in FTPRA.
FPDRA is a 16-bit write-only register. Only a word access is valid. If a byte access is
attempted, resulting operation is not assured. No read is valid. If a read is attempted, an
undetermined value is read out. It is not initialized by a reset, stand-by or module stop,
accordingly be sure to write data before use.
Bit 15: Reserved
It cannot be written in or read out.
Bit 14: A/D Trigger A Bit (ADTRGA)
A signal for starting the A/D converter hardware.
Bit 13: S-TRIGA Bit (STRIGA)
A signal for generating an interrupt by pattern data. When STRIGA is selected by ISEL, pattern
data changes from 0 to 1, and thus generates an interrupt.
Bit 12: NarrowFFA Bit (NarrowFFA)
Controls the Narrow Video Head.
Bit 11: VideoFFA Bit (VFFA)
Controls the Video Head.
Bit 10: AudioFFA Bit (AFFA)
Controls the Audio Head.
Bit 9: VpulseA Bit (VpulseA)
Used for generating an additional V signal. See section 28.12, Additional V Signal Generator,
for more information.