Rev. 2.0, 11/00, page 618 of 1037
28.2.4
Register Configuration
Table 28.3 shows the register configuration of the servo port section.
Table 28.3 Register Configuration
Name
Abbrev.
R/W
Size
Initial Value
Address
Servo port mode register
SPMR
R/W
Byte
H'40
H'FD0A0
Servo control register
SPCR
W
Byte
H'E0
H'FD0A1
Servo data register
SPDR
R/W
Byte
H'E0
H'FD0A2
Servo monitor control register
SVMCR
R/W
Byte
H'C0
H'FD0A3
CTL gain control register
CTLGR
R/W
Byte
H'C0
H'FD0A4
28.2.5
Register Descriptions
(1) Servo Port Mode Register (SPMR)
0
0
1
0
R/W
2
0
R/W
3
0
4
0
R/W
0
R/W
5
6
—
—
7
EXCTLON DPGSW
COMP
H.Amp.SW
C.Rot
0
R/W
CTLSTOP
R/W
R/W
CFGCOMP
1
Bit :
Initial value :
R/W :
A register to switch the servo port/general-purpose port, and the CFG input system.
SPMR is an 8-bit read/write register. Bit 6 is reserved; writing in it is invalid. If read is
attempted, an undetermined value is read out. It is initialized to H'40 by a reset or stand-by.
Bit 7: CTLSTOP Bit (CTLSTOP)
Controls whether the CTL circuits are operated or stopped.
Bit 7
CTLSTOP
Description
0
CTL circuits operate
(Initial value)
1
CTL circuits stop operation
Bit 6: Reserved
This bit is reserved. It cannot be written or read. If read is attempted, an undetermined value is
read out.
Summary of Contents for Hitachi H8S/2191
Page 123: ...Rev 2 0 11 00 page 96 of 1037...
Page 149: ...Rev 2 0 11 00 page 122 of 1037...
Page 197: ...Rev 2 0 11 00 page 170 of 1037...
Page 247: ...Rev 2 0 11 00 page 220 of 1037...
Page 249: ...Rev 2 0 11 00 page 222 of 1037...
Page 347: ...Rev 2 0 11 00 page 320 of 1037...
Page 357: ...Rev 2 0 11 00 page 330 of 1037...
Page 417: ...Rev 2 0 11 00 page 390 of 1037...
Page 431: ...Rev 2 0 11 00 page 404 of 1037...
Page 439: ...Rev 2 0 11 00 page 412 of 1037...
Page 457: ...Rev 2 0 11 00 page 430 of 1037...
Page 525: ...Rev 2 0 11 00 page 498 of 1037...
Page 543: ...Rev 2 0 11 00 page 516 of 1037...
Page 845: ...Rev 2 0 11 00 page 818 of 1037...