Rev. 2.0, 11/00, page 240 of 1037
(2) Port Data Register 0 (PDR0)
0
1
R
2
R
3
4
R
R
5
7
PDR04
PDR03
PDR02
PDR01
PDR00
R
PDR07
R
R
R
PDR06
PDR05
6
—
—
—
—
—
—
—
—
Initial value :
R/W :
Bit :
Port data register 0 (PDR0) reads the port states. When the corresponding bit of PMR0 is 0
(general input port), the pin state is read if PDR0 is read. When the corresponding bit of PMR0
is 1 (analog input channel), 1 is read if PDR0 is read.
PDR0 is an 8-bit read-only register. When PDR0 is reset, its values become undefined.
11.2.3
Pin Functions
This section describes the pin functions of port 0 and their selection methods.
(1) P07/AN7 to P00/AN0
P07/AN7 to P00/AN0 are switched according to the PMR0n bit of PMR0 as shown below.
PMR0n
Pin Function
0
P0n input pin
1
ANn input pin
(n = 7 to 0)
11.2.4
Pin States
Table 11.4 shows the pin 0 states in each operation mode.
Table 11.4 Port 0 Pin States
Pins
Reset
Active
Sleep
Standby
Watch
Subactive
Subsleep
PN7/AN7 to
P00/AN0
High-
impedance
High-
impedance
High-
impedance
High-
impedance
High-
impedance
High-
impedance
High-
impedance
Summary of Contents for Hitachi H8S/2191
Page 123: ...Rev 2 0 11 00 page 96 of 1037...
Page 149: ...Rev 2 0 11 00 page 122 of 1037...
Page 197: ...Rev 2 0 11 00 page 170 of 1037...
Page 247: ...Rev 2 0 11 00 page 220 of 1037...
Page 249: ...Rev 2 0 11 00 page 222 of 1037...
Page 347: ...Rev 2 0 11 00 page 320 of 1037...
Page 357: ...Rev 2 0 11 00 page 330 of 1037...
Page 417: ...Rev 2 0 11 00 page 390 of 1037...
Page 431: ...Rev 2 0 11 00 page 404 of 1037...
Page 439: ...Rev 2 0 11 00 page 412 of 1037...
Page 457: ...Rev 2 0 11 00 page 430 of 1037...
Page 525: ...Rev 2 0 11 00 page 498 of 1037...
Page 543: ...Rev 2 0 11 00 page 516 of 1037...
Page 845: ...Rev 2 0 11 00 page 818 of 1037...