NXP Semiconductors K32 L2A Series, Reference Manual, Page: 743 / 1379

27.3.5 Peripheral Triggers
The connection of the LPI2C peripheral triggers with other peripherals are device
specific.
27.3.5.1 Master Output Trigger
The LPI2C master generates an output trigger that can be connected to other peripherals
on the device. The master output trigger asserts on both a Repeated START or STOP
condition and remains asserted for one cycle of the LPI2C functional clock divided by the
prescaler.
27.3.5.2 Slave Output Trigger
The LPI2C slave generates an output trigger that can be connected to other peripherals on
the device. The slave output trigger asserts on both a Repeated START or STOP
condition that occurs following a slave address match. It remains asserted until the next
slave SCL pin negation.
27.3.5.3 Input Trigger
The LPI2C input trigger can be selected in place of the LPI2C_HREQ pin to control the
start of a LPI2C master bus transfer. The input trigger must assert for longer than one
LPI2C functional clock cycle to be detected.
Chapter 27 Low Power Inter-Integrated Circuit (LPI2C)
K32 L2A Reference Manual, Rev. 2, 01/2020
NXP Semiconductors 743