
Enhanced Queued Analog-to-Digital Converter (eQADC)
MPC5566 Microcontroller Reference Manual, Rev. 2
19-16
Freescale Semiconductor
19.3.2.4
eQADC CFIFO Push Registers 0–5 (EQADC_CFPR
n
)
The EQADC_CFPRs provide a mechanism to fill the CFIFOs with command messages from the command
queues. Refer to
Section 19.4.3, “eQADC Command FIFOs
,” for more information on the CFIFOs and to
Section 19.4.1.2, “Message Format in eQADC
,” for a description on command message formats.
0b1011
2049
17075.00
0b1100
4097
34141.67
0b1101
8193
68275.00
0b1110
16385
136541.67
0b1111
32769
273075.00
Address: Base + 0x0010 (EQADC_CFPR0)
Base + 0x0014 (EQADC_CFPR1);
Base + 0x0018 (EQADC_CFPR2)
Base + 0x001C (EQADC_CFPR3)
Base + 0x0020 (EQADC_CFPR4)
Base + 0x0024 (EQADC_CFPR5)
Access: WO
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W
CF_PUSH
n
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W
CF_PUSH
n
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 19-5. eQADC CFIFO Push Registers 0–5 (EQADC_CFPR
n
)
Table 19-7. EQADC_CFPR
n
Field Descriptions
Field
Description
0–31
CF_PUSH
n
[0:31]
CFIFO push data
n
. When CFIFO
n
is not full, writing to the whole word or any bytes of EQADC_CFPR
n
pushes
the 32-bit CF_PUSH
n
value into CFIFO
n
. Writing to the CF_PUSH
n
field also increments the corresponding
CFCTR
n
value by one in
Section 19.3.2.8, “eQADC FIFO and Interrupt Status Registers 0–5 (EQADC_FISRn)
.”
When the CFIFO
n
is full, the eQADC ignores any write to the CF_PUSH
n
. Reading the EQADC_CFPR
n
always
returns 0.
Note:
Write only whole words to the EQADC_CFPR
n
registers. Writing halfwords or bytes to EQADC_CFPR
pushes the entire 32-bit CF_PUSH field into the CFIFO, but undefined data fills the areas of CF_PUSH that
were not specifically designated as target locations for the write.
Table 19-6. Minimum Required Time to Valid ETRIG (continued)
DFL[0:3]
Minimum Clock Count
Minimum Time (ns)
(System Clock = 120MHz)
Summary of Contents for MPC5566
Page 81: ...Introduction MPC5566 Microcontroller Reference Manual Rev 2 1 24 Freescale Semiconductor...
Page 135: ...Signal Description MPC5566 Microcontroller Reference Manual Rev 2 2 54 Freescale Semiconductor...
Page 189: ...Reset MPC5566 Microcontroller Reference Manual Rev 2 4 20 Freescale Semiconductor...
Page 603: ...Flash Memory MPC5566 Microcontroller Reference Manual Rev 2 13 38 Freescale Semiconductor...
Page 609: ...SRAM MPC5566 Microcontroller Reference Manual Rev 2 14 6 Freescale Semiconductor...
Page 1073: ...MPC5566 Microcontroller Reference Manual Rev 2 22 36 Freescale Semiconductor...
Page 1185: ...Nexus MPC5566 Microcontroller Reference Manual Rev 2 25 92 Freescale Semiconductor...