NXP Semiconductors MPC5566, Reference Manual

Page: 490 / 1268

External Bus Interface (EBI)
MPC5566 Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor 12-3
12.1.3 Features
The device includes design for the following features:
• 1.8–3.3 V I/O
• Address bus is 32-bit with transfer size indication
• 32-bit internal address bus with transfer size indication; Table 12-1 shows the address bus packages
supported.
• 32-bit data bus available for external memory accesses and transactions involving an external
master:
Table 12-2 shows the data bus package supported.
• Support for external master accesses to internal addresses.
• Memory controller with support for various memory types:
— Synchronous burst SDR flash and SRAM
— Asynchronous/legacy flash and SRAM
• Burst support (wrapped only)
Table 12-1. Address Bus Sizes in MPC5566
MPC5566 Packaging 416
EBI Address Bus Size 24 bit
1
1
24 bits available: In the 416 package, three configurations can be used to
attain a 24-bit size:
-- ADDR[8:11]_GPIO[4:7] can be added to ADDR[12:31],
-- CS[0:3]_ADDR[8:11]_GPIO [0:3] can be configured by PCR to
ADDR[8:11] and add the ADDR[12:31] signals, or
-- ADDR[30:31]_ADDR[6:7]_GPIO[26:27] can be configured to ADDR[6:7]
and add the ADDR[8:29] signals. This space cannot be used for slave
accesses.
You can use one configuration only of the ADDR[8:11] signals for address
input.
20 bit
2
2
The default EBI size is 20 bits (ADDR[12:31]).
Calibration Address Bus Size 19 or 21 bits
3
3
The default calibration bus interface (CBI) is 19 bits using
CAL_ADDR[12:30]. However, it can be configured to use
CAL_ADDR[10:11] of the muxed signals CAL_CS[2:3]_CAL_ADDR[10:11]
to increase the calibration bus size to 21 bits.
Table 12-2. Data Bus Size in MPC5566
Bus Interface 416 BGA
EBI data bus size
32 bit
Calibration data bus size
16 bit