NXP Semiconductors MPC5566, Reference Manual

Page: 1183 / 1268

Nexus
MPC5566 Microcontroller Reference Manual, Rev. 2
25-90 Freescale Semiconductor
25.17.5.4.2 DTM Queueing
NXDM implements a programmable depth queue for queuing all messages. Messages that enter the queue
are transmitted via the auxiliary pins in the order in which they are queued.
NOTE
If multiple trace messages must be queued at the same time, watchpoint
messages have the highest priority (WPM -> DTM).
25.17.5.4.3 Relative Addressing
The relative address feature is compliant with IEEE
®
-ISTO Nexus 5001-2003 and is designed to reduce
the number of bits transmitted for addresses of data trace messages. Relative addressing is the same as
described for the NZ6C3 in
Section 25.14.2, “ Relative Addressing .”
25.17.5.4.4 Data Trace Windowing
Data write/read messages are enabled via the RWT1(2) field in the data trace control register (DTC) for
each DTM channel. Data trace windowing is achieved via the address range defined by the DTEA and
DTSA registers and by the RC1(2) field in the DTC. All eDMA initiated read/write accesses that fall inside
or outside these address ranges, as programmed, are candidates to be traced.
25.17.5.4.5 System Bus Cycle Special Cases
25.17.5.5 Data Trace Timing Diagrams (Eight MDO configuration)
Data trace timing for the NXDM is the same as for the NZ6C3. Refer to Section 25.14.6.4, “ Data Trace
Timing Diagrams (Eight MDO Configuration) .”
25.17.6 Watchpoint Support
The NXDM module provides watchpoint messaging via the auxiliary pins, as defined by IEEE
®
-ISTO
5001-2003.
Watchpoint messages can be generated using the NXDM defined internal watchpoints.
Table 25-60. System Bus Cycle Special Cases
Special Case Action
System bus cycle aborted (DABORT asserted) Cycle ignored
System bus cycle with data error Data Trace Message discarded
System bus cycle completed without error Cycle captured and transmitted
System bus cycle is an instruction fetch Cycle ignored