![NXP Semiconductors MPC5566 Reference Manual Download Page 758](http://html1.mh-extra.com/html/nxp-semiconductors/mpc5566/mpc5566_reference-manual_1721850758.webp)
MPC5566 Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor
18-1
Chapter 18
Enhanced Time Processing Unit (eTPU)
18.1
Introduction
The enhanced time processing unit (eTPU) operates in parallel with the MPC5566 core (CPU) to:
•
Execute programs independently from the host core
•
Detect and precisely record the timing of input events
•
Generate complex output waveforms
•
Enhances the CPU with time processing without requiring real-time host processing
The host core setup and service times for each input and output event are greatly minimized. The
MPC5566 contains two eTPUs.
The eTPU improves the performance of the device by providing high-resolution timing:
•
eTPU dedicated channels include two match and two capture registers (TPUs had one).
•
eTPU engines are optimized to service channel hardware
•
Fast instruction execution rate of the eTPU engine reduces service time
Because responding to hardware service requests is primarily done by the eTPU engine, the host is free to
handle higher level operations.
18.1.1
eTPU Implementation
For more detailed information regarding the eTPU module and compiler, refer to the
Enhanced Time
Processing (eTPU) Reference Manual.
This chapter provides an overview of the eTPU module:
•
4 KB of shared data memory (SDM). This memory is also referred to as eTPU shared parameter
(SP) RAM, or (SPRAM).
•
20 KB of shared code memory (SCM).
•
MPC5566 has two eTPU engines: eTPU A and eTPU B
•
The eTPU debug interface is built into the device’s debug module. Refer to Section 10.2.1 of the
eTPU Reference Manual
for details on eTPU debug.
•
Data transfer requests are implemented to each eTPU engine: eTPU A has five DMA requests;
eTPU B has 12 DMA requests.
•
I/O channel pairs can be shared on a common pin. The output buffer enable (OBE) is not used in
the device. The outputs are enabled in the SIU; refer to
Chapter 6, “System Integration Unit (SIU)
.”
Summary of Contents for MPC5566
Page 81: ...Introduction MPC5566 Microcontroller Reference Manual Rev 2 1 24 Freescale Semiconductor...
Page 135: ...Signal Description MPC5566 Microcontroller Reference Manual Rev 2 2 54 Freescale Semiconductor...
Page 189: ...Reset MPC5566 Microcontroller Reference Manual Rev 2 4 20 Freescale Semiconductor...
Page 603: ...Flash Memory MPC5566 Microcontroller Reference Manual Rev 2 13 38 Freescale Semiconductor...
Page 609: ...SRAM MPC5566 Microcontroller Reference Manual Rev 2 14 6 Freescale Semiconductor...
Page 1073: ...MPC5566 Microcontroller Reference Manual Rev 2 22 36 Freescale Semiconductor...
Page 1185: ...Nexus MPC5566 Microcontroller Reference Manual Rev 2 25 92 Freescale Semiconductor...