
Introduction
MPC5566 Microcontroller Reference Manual, Rev. 2
1-22
Freescale Semiconductor
1.7
Multi-Master Operation Memory Map
When the MCU acts as a slave in a multi-master system, the external bus interface (EBI) translates the
24-bit external address to a 32-bit internal address.
lists the translation parameters.
0xFFFC_0000–0xFFFC_3FFF
16 KB
1152
Controller area network (FlexCAN A)
0xFFFC_4000–0xFFFC_7FFF
16 KB
1152
Controller area network (FlexCAN B)
0xFFFC_8000–0xFFFC_BFFF
16 KB
1152
Controller area network (FlexCAN C)
0xFFFC_C000–0xFFFC_FFFF
16 KB
1152
Controller area network (FlexCAN D)
0xFFFD_0000–0xFFFF_BFFF
176 KB
N/A
Reserved
0xFFFF_C000–0xFFFF_FFFF
4
16 KB
16 KB
Boot assist module (BAM)
1
If the allocated size is more than the used size, the base address for the module is the lowest address of the listed address range,
unless noted otherwise.
2
A common configuration is: EBI memory ranges from 0x2000_0000 to 0x2FFF_FFFF; and Calibration memory ranges from
0x3000_0000 to 0x3FFF_FFFF. Hardware does not force any restrictions on allocating memory to the EBI versus calibration bus.
3
The FEC pins are muxed with DATA[16:31].
4
The BAM address range is configured so that the 4 KB BAM occupies 0xFFFF_F000–0xFFFF_FFFF.
Table 1-3. External to Internal Memory Map Translation Table for Slave Mode
External Address[8:11]
1
1
Only the lower 24 address signals (ADDR[8:31]) are available off-chip for external master accesses.
Internal Address[0:11]
MB
Internal Slave
Internal Address Range
0b0xxx
N/A
8
N/A
N/A. Off-chip flash access
0b10xx
0b0000_0000_00xx
4
Internal flash array
0x0000_0000–0x003F_FFFF
0b1100
0b0100_0000_0000
1
Internal SRAM
0x4000_0000–0x4000_FFFF
0b1101
0b0110_0000_0000
1
Reserved
2
2
Reserved for a future module that requires its own crossbar slave port.
0x6000_0000–0x600F_FFFF
0b1110
0b1100_0011_1111
1
Bridge A peripherals
0xC3F0_0000–0xC3FF_FFFF
0b1111
0b1111_1111_1111
1
Bridge B peripherals
0xFFF0_0000–0xFFFF_FFFF
Table 1-2. MPC5566 Detailed Memory Map (continued)
Address Range
1
Allocated Size
1
(bytes)
Used Size
(bytes)
Use
Summary of Contents for MPC5566
Page 81: ...Introduction MPC5566 Microcontroller Reference Manual Rev 2 1 24 Freescale Semiconductor...
Page 135: ...Signal Description MPC5566 Microcontroller Reference Manual Rev 2 2 54 Freescale Semiconductor...
Page 189: ...Reset MPC5566 Microcontroller Reference Manual Rev 2 4 20 Freescale Semiconductor...
Page 603: ...Flash Memory MPC5566 Microcontroller Reference Manual Rev 2 13 38 Freescale Semiconductor...
Page 609: ...SRAM MPC5566 Microcontroller Reference Manual Rev 2 14 6 Freescale Semiconductor...
Page 1073: ...MPC5566 Microcontroller Reference Manual Rev 2 22 36 Freescale Semiconductor...
Page 1185: ...Nexus MPC5566 Microcontroller Reference Manual Rev 2 25 92 Freescale Semiconductor...