
Interrupt Controller (INTC)
MPC5566 Microcontroller Reference Manual, Rev. 2
10-12
Freescale Semiconductor
from the reads in software vector mode, that is, the effect on the interrupt request to the processor, the
current priority, and the LIFO, are the same regardless of the size of the read
Reading the INTC_IACKR does not have side effects in hardware vector mode.
NOTE
The INTC_IACKR must not be read speculatively while in software vector
mode. Therefore, for future compatibility, the TLB entry covering the
INTC_IACKR must be configured to be guarded.
In software vector mode, the INTC_IACKR must be read before setting
MSR[EE]. No synchronization instruction is needed after reading the
INTC_IACKR and before setting MSR[EE].
However, the time for the processor to recognize the assertion or negation
of the external input to it is not defined by the book E architecture and can
be greater than 0. Therefore, insert instructions between the reading of the
INTC_IACKR and the setting of MSR[EE] that consumes at least two
processor clock cycles. This length of time allows the interrupt request
negation to propagate through the processor before MSR[EE] is set.
Address: Base + 0x0010 (INTC_IACKR)
Access: R/W
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
VTBA
INTVEC
0
0
W
Reset 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 10-9. INTC Interrupt Acknowledge Register (INTC_IACKR)—INTC_MCR[VTES] = 0
Address: Base + 0x0010 (INTC_IACKR)
Access: R/W
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
VTBA
INTVEC
0
0
0
W
Reset 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 10-10. INTC Interrupt Acknowledge Register (INTC_IACKR)—INTC_MCR[VTES] = 1
Table 10-6. INTC_IACKR Field Descriptions
Field
Description
0–20
or
0–19
VTBA
Vector table base address. Can be the base address of a vector table of addresses of ISRs. The VTBA only uses
the left-most 20 bits when the VTES bit in INTC_MCR is asserted.
Summary of Contents for MPC5566
Page 81: ...Introduction MPC5566 Microcontroller Reference Manual Rev 2 1 24 Freescale Semiconductor...
Page 135: ...Signal Description MPC5566 Microcontroller Reference Manual Rev 2 2 54 Freescale Semiconductor...
Page 189: ...Reset MPC5566 Microcontroller Reference Manual Rev 2 4 20 Freescale Semiconductor...
Page 603: ...Flash Memory MPC5566 Microcontroller Reference Manual Rev 2 13 38 Freescale Semiconductor...
Page 609: ...SRAM MPC5566 Microcontroller Reference Manual Rev 2 14 6 Freescale Semiconductor...
Page 1073: ...MPC5566 Microcontroller Reference Manual Rev 2 22 36 Freescale Semiconductor...
Page 1185: ...Nexus MPC5566 Microcontroller Reference Manual Rev 2 25 92 Freescale Semiconductor...