![NXP Semiconductors MPC5566 Reference Manual Download Page 1005](http://html1.mh-extra.com/html/nxp-semiconductors/mpc5566/mpc5566_reference-manual_17218501005.webp)
Enhanced Serial Communication Interface (eSCI)
MPC5566 Microcontroller Reference Manual, Rev. 2
21-8
Freescale Semiconductor
21.3.3.3
eSCI Data Register (ESCI
x
_DR)
6
BRK13
Break transmit character length. Determines whether the transmit break character is either 10 or 11, or 13 or 14 bits
long. The detection of a framing error is not affected by this bit.
0
Break Character is 10 or 11 bits long
1
Break character is 13 or 14 bits long
Note:
LIN 2.0 now requires that a break character is always 13 bits long, always set this bit to 1. The eSCI works
with BRK13=0, but it violates LIN 2.0.
7
Reserved. This bit is readable/writable, but has no effect on the operation of the eSCI module.
8
BESM13
Bit error sample mode, bit 13. Determines when to sample the incoming bit to detect a bit error. This only applies
when FBR is set.
0 Sample at RT clock 9
1 Sample at RT clock 13 (Refer to
Section 21.4.5.3, “Data Sampling
9
SBSTP
SCI bit error stop. Stops the SCI when a bit error is asserted. This allows to stop driving the LIN bus quickly after a
bit error has been detected.
0 Byte is completely transmitted
1 Byte is partially transmitted
10–11
Reserved.
12
ORIE
Overrun error interrupt enable. Generates an interrupt, when a frame error is detected. For a list of interrupt enables
and flags, Refer to
13
NFIE
Noise flag interrupt enable. Generates an interrupt, when noise flag is set. For a list of interrupt enables and flags,
Refer to
14
FEIE
Frame error interrupt enable. Generates an interrupt, when a frame error is detected. For a list of interrupt enables
and flags, Refer to
15
PFIE
Parity flag interrupt enable. Generates an interrupt, when parity flag is set. For a list of interrupt enables and flags,
Refer to
Address: Base + 0x0006
Access: R/W
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
R8
T8
0
0
0
0
0
0
R7
R6
R5
R4
R3
R2
R1
R0
W
T7
T6
T5
T4
T3
T2
T1
T0
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 21-4. eSCI Data Register (ESCI
x
_DR)
Table 21-4. ESCI
x
_CR2 Field Description (continued)
Field
Description
Break Length:
ESCI
x
_CR1[M]
0
1
BRK13
0
10
11
1
13
14
Summary of Contents for MPC5566
Page 81: ...Introduction MPC5566 Microcontroller Reference Manual Rev 2 1 24 Freescale Semiconductor...
Page 135: ...Signal Description MPC5566 Microcontroller Reference Manual Rev 2 2 54 Freescale Semiconductor...
Page 189: ...Reset MPC5566 Microcontroller Reference Manual Rev 2 4 20 Freescale Semiconductor...
Page 603: ...Flash Memory MPC5566 Microcontroller Reference Manual Rev 2 13 38 Freescale Semiconductor...
Page 609: ...SRAM MPC5566 Microcontroller Reference Manual Rev 2 14 6 Freescale Semiconductor...
Page 1073: ...MPC5566 Microcontroller Reference Manual Rev 2 22 36 Freescale Semiconductor...
Page 1185: ...Nexus MPC5566 Microcontroller Reference Manual Rev 2 25 92 Freescale Semiconductor...