NXP Semiconductors MPC5566, Reference Manual

Page: 686 / 1268

Enhanced Modular Input/Output Subsystem (eMIOS)
MPC5566 Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor 17-7
Table 17-5 lists the memory map address for the unified channel registers. All registers are cleared on
reset.
Base + 0x0080 UC3 Unified channel 3 registers 256
Base + 0x00A0 UC4 Unified channel 4 registers 256
Base + 0x00C0 UC5 Unified channel 5 registers 256
Base + 0x00E0 UC6 Unified channel 6 registers 256
Base + 0x0100 UC7 Unified channel 7 registers 256
Base + 0x0120 UC8 Unified channel 8 registers 256
Base + 0x0140 UC9 Unified channel 9 registers 256
Base + 0x0160 UC10 Unified channel 10 registers 256
Base + 0x0180 UC11 Unified channel 11 registers 256
Base + 0x01A0 UC12 Unified channel 12 registers 256
Base + 0x01C0 UC13 Unified channel 13 registers 256
Base + 0x01E0 UC14 Unified channel 14 registers 256
Base + 0x0200 UC15 Unified channel 15 registers 256
Base + 0x0220 UC16 Unified channel 16 registers 256
Base + 0x0240 UC17 Unified channel 17 registers 256
Base + 0x0260 UC18 Unified channel 18 registers 256
Base + 0x0280 UC19 Unified channel 19 registers 256
Base + 0x02A0 UC20 Unified channel 20 registers 256
Base + 0x02C0 UC21 Unified channel 21 registers 256
Base + 0x02E0 UC22 Unified channel 22 registers 256
Base + 0x0300 UC23 Unified channel 23 registers 256
Table 17-5. Unified Channel Memory Map
Address Register Name Register Description Bits
UC n Base + 0x0000 EMIOS_CADR n Channel A data register 32
UC n Base + 0x0004 EMIOS_CBDR n Channel B data register 32
UC n Base + 0x0008 EMIOS_CCNTR n Channel counter register 32
UC n Base + 0x000C EMIOS_CCR n Channel control register 32
UC n Base + 0x0010 EMIOS_CSR n Channel status register 32
UC n Base + 0x0014 EMIOS_ALTA n Channel alternate address register 32
UC n Base + (0x0018–0x001F) — Reserved —
Table 17-4. eMIOS Memory Map (continued)
Address Register Name Register Description Bits