NXP Semiconductors MPC5566, Reference Manual

Page: 253 / 1268

System Integration Unit (SIU)
MPC5566 Microcontroller Reference Manual, Rev. 2
6-50 Freescale Semiconductor
Refer to Table 6-19 for bit field definitions. Table 6-56 lists the PA fields for TXDA_GPIO[90].
6.3.1.57 Pad Configuration Register 91 (SIU_PCR91)
The SIU_PCR91 register controls the function, direction, and electrical attributes of
TXDB_PCSD[1]_GPIO[91].
Figure 6-58. TXDB_PCSD[1]_GPIO[91] Pad Configuration Register (SIU_PCR91)
Refer to Table 6-19 for bit field definitions. Table 6-57 lists the PA fields for TXDB_PCSD[1]_GPIO[91].
6.3.1.58 Pad Configuration Register 92 (SIU_PCR92)
The SIU_PCR92 register controls the function, direction, and electrical attributes of
RXDB_PCSD[5]_GPIO[92].
Figure 6-59. RXDB_PCSD[5]_GPIO[92] Pad Configuration Register (SIU_PCR92)
Table 6-56. PCR90 PA Field Definitions
PA Field Pin Function
0b0 GPIO[90]
0b1 RXDA
Address: Base + 0x00F6 Access: R/W
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
R 0 0 0 0
PA OBE
1
1
When configured as TXDB or PCSD[1], the OBE bit has no effect. When configured as GPDO, set the OBE bit to 1.
IBE
2
2
When the pad is configured as an output, set the IBE bit to 1 to show the pin state in the GPDI register.
Clear the IBE bit to 0 to reduce power consumption. When configured for eSCI loop back operation or GPDI, set the IBE bit to 1.
0 0
ODE HYS SRC WPE WPS
W
RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1
Table 6-57. PCR91 PA Field Definitions
PA Field Pin Function
0b00 GPIO[91]
0b01 TXDB
0b10 PCSD[1]
0b11 TXDB
Address: Base + 0x00F8 Access: R/W
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
R 0 0 0 0
PA OBE
1
1
When configured as RXDB or PCSD[5], the OBE bit has no effect. When configured as GPDO, set the OBE bit to 1.
IBE
2
2
When the pad is configured as an output, set the IBE bit to 1 to show the pin state in the GPDI register. Clear the IBE bit to 0
to reduce power consumption. When configured as GPDI, set the IBE bit to 1.
0 0
ODE HYS SRC WPE WPS
W
RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1