
MPC5566 Register Map
MPC5566 Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor
A-27
Enhanced Time Processing Unit (eTPU)
Chapter 17, “Enhanced Time Processing Unit (eTPU)
”
0xC3FC_0000
eTPU module configuration register ETPU_MCR
32-bit
Base
+
0x0000
eTPU coherent dual-parameter controller register
ETPU_CDCR
32-bit
Base + 0x0004
Reserved
—
—
Base + (0x0008–0x000B)
eTPU miscellaneous compare register
ETPU_MISCCMPR
32-bit
Base + 0x000C
eTPU SCM off-range data register
ETPU_SCMOFFDATAR
32-bit
Base + 0x0010
eTPU A engine configuration register ETPU_ECR_A
32-bit
Base
+
0x0014
eTPU B engine Configuration register
ETPU_ECR_B
32-bit
Base + 0x0018
Reserved
—
—
Base + (0x0018C–0x001F)
eTPU A time base configuration register
ETPU_TBCR_A
32-bit
Base + 0x0020
eTPU A time base 1
ETPU_TB1R_A
32-bit
Base + 0x0024
eTPU A time base 2
ETPU_TB2R_A
32-bit
Base + 0x0028
eTPU A STAC bus interface configuration register
ETPU_REDCR_A
32-bit
Base + 0x002C
Reserved
—
—
Base + (0x0030–0x01F03F)
eTPU B time base configuration register
ETPU_TBCR_B
32-bit
Base + 0x0040
eTPU B time base 1
ETPU_TB1R_B
32-bit
Base + 0x0044
eTPU B time base 2
ETPU_TB2R_B
32-bit
Base + 0x0048
eTPU B STAC bus interface configuration register
ETPU_REDCR_B
32-bit
Base + 0x004C
Reserved
—
—
Base + (0x0050–0x01FF)
eTPU A channel interrupt status register
ETPU_CISR_A
32-bit
Base + 0x0200
eTPU B channel interrupt status register
ETPU_CISR_B
32-bit
Base + 0x0204
Reserved
—
—
Base + (0x02048–0x020F)
eTPU A channel data transfer request status register ETPU_CDTRSR_A
32-bit
Base
+
0x0210
eTPU B channel data transfer request status register
ETPU_CDTRSR_B
32-bit
Base + 0x0214
Reserved
—
—
Base + (0x02148–0x021F)
eTPU A channel interrupt overflow status register
ETPU_CIOSR_A
32-bit
Base + 0x0220
eTPU B channel interrupt overflow status register
ETPU_CIOSR_B
32-bit
Base + 0x0224
Reserved
—
—
Base + (0x02248–0x022F)
eTPU A channel data transfer request overflow status
register
ETPU_CDTROSR_A
32-bit
Base + 0x0230
eTPU B channel data transfer request overflow status
register
ETPU_CDTROSR_B
32-bit
Base + 0x0234
Table A-2. MPC5566 Detailed Register Map (continued)
Register Description
Register Name
Used
Size
Address
Summary of Contents for MPC5566
Page 81: ...Introduction MPC5566 Microcontroller Reference Manual Rev 2 1 24 Freescale Semiconductor...
Page 135: ...Signal Description MPC5566 Microcontroller Reference Manual Rev 2 2 54 Freescale Semiconductor...
Page 189: ...Reset MPC5566 Microcontroller Reference Manual Rev 2 4 20 Freescale Semiconductor...
Page 603: ...Flash Memory MPC5566 Microcontroller Reference Manual Rev 2 13 38 Freescale Semiconductor...
Page 609: ...SRAM MPC5566 Microcontroller Reference Manual Rev 2 14 6 Freescale Semiconductor...
Page 1073: ...MPC5566 Microcontroller Reference Manual Rev 2 22 36 Freescale Semiconductor...
Page 1185: ...Nexus MPC5566 Microcontroller Reference Manual Rev 2 25 92 Freescale Semiconductor...