
System Integration Unit (SIU)
MPC5566 Microcontroller Reference Manual, Rev. 2
6-14
Freescale Semiconductor
In the following cases, more than one reset bit is set in the reset status register (SIU_RSR):
6.3.1.3
System Reset Control Register (SIU_SRCR)
The system reset control register configures whether a software system reset or a software external reset
is generated. An software system reset uses an internal system reset. An software external reset asserts
RSTOUT.
Figure 6-4. System Reset Control Register (SIU_SRCR)
Table 6-9. Causes That Set Multiple Reset Status Bits
Case 1
Condition
•
POR request negates and the device remains in the reset
•
External reset requested
•
POR and external reset status bits are set
Reason
POR request started the reset sequence, but an external reset request was received before the POR reset
sequence ended.
Case 2
Condition
•
Software external reset requested
•
SERF flag bit set but no previously set bits in the SIU_RSR are cleared
Reason
The SERF flag bit is cleared by writing a 1 (write 1 to clear) to the bit location or when another reset source
is asserted.
Case 3
Condition
•
Loss-of-clock reset requested
•
Loss-of-lock reset requested
•
Watchdog reset requested
•
Checkstop reset requested
Reason
More than one reset request occurred on the same clock cycle with no reset request by a higher-priority
reset source, therefore the status bits for all the requesting resets are set. Refer to
.
Address: Base + 0x0010
Access: R/W
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
SER
1
1
Write 1 to the SER bit to generate a software external reset. A write of 0 to this bit has no effect. When the reset completes,
the SER bit is cleared to 0.
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W SSR
2
2
The SSR bit always reads 0. A write of 0 to this bit has no effect.
w1c
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
CRE
3
3
The CRE bit is set to 1 by POR. Other reset sources cannot set the CRE bit.
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W
Reset
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Summary of Contents for MPC5566
Page 81: ...Introduction MPC5566 Microcontroller Reference Manual Rev 2 1 24 Freescale Semiconductor...
Page 135: ...Signal Description MPC5566 Microcontroller Reference Manual Rev 2 2 54 Freescale Semiconductor...
Page 189: ...Reset MPC5566 Microcontroller Reference Manual Rev 2 4 20 Freescale Semiconductor...
Page 603: ...Flash Memory MPC5566 Microcontroller Reference Manual Rev 2 13 38 Freescale Semiconductor...
Page 609: ...SRAM MPC5566 Microcontroller Reference Manual Rev 2 14 6 Freescale Semiconductor...
Page 1073: ...MPC5566 Microcontroller Reference Manual Rev 2 22 36 Freescale Semiconductor...
Page 1185: ...Nexus MPC5566 Microcontroller Reference Manual Rev 2 25 92 Freescale Semiconductor...