NXP Semiconductors MPC5566, Reference Manual

Page: 526 / 1268

External Bus Interface (EBI)
MPC5566 Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor 12-39
An 8-word wrapping burst reads eight 32-bit words by supplying a starting address that points to one of
the words (doubleword aligned) and requiring the memory device to sequentially drive each word on the
data bus. The selected slave device must internally increment ADDR[27:29] (also ADDR[30] in the case
of a 16-bit port size device) of the supplied address for each transfer, until the address reaches an 8-word
boundary, and then wrap the address to the beginning of the 8-word boundary. The address and transfer
attributes supplied by the EBI remain stable during the transfers, and the EBI terminates each beat transfer
by asserting TA. The EBI requires that addresses be aligned to a doubleword boundary on all burst cycles.
Table 12-16 shows the burst order of beats returned for an 8-word burst to a 32-bit port.
The general case of burst transfers assumes that the external memory has 32-bit port size and 8-word burst
length. The EBI can also burst from 16-bit port size memories, taking twice as many external beats to fetch
the data as compared to a 32-bit port with the same burst length. The EBI can also burst from 16-bit or
32-bit memories that have a 4-word burst length (BL = 1 in the appropriate base register). In this case, two
external 4-word burst transfers (wrapping on 4-word boundary) are performed to fulfill the internal 8-word
request. This operation is considered atomic by the EBI, so the EBI does not allow other unrelated master
accesses or bus arbitration to intervene between the transfers. For more details and a timing diagram, see
Section 12.4.2.6.3, “Small Access Example #3: 32-byte Read to 32-bit Port with BL = 1 .”
During burst cycles, the BDIP (burst data in progress) signal is used to indicate the duration of the burst
data. During the data phase of a burst read cycle, the EBI receives data from the addressed slave. If the
EBI needs more than one data, it asserts the BDIP signal. Upon receiving the data prior to the last data, the
EBI negates BDIP. Thus, the slave stops driving new data after it receives the negation of BDIP on the
rising edge of the clock. Some slave devices have their burst length and timing configurable internally and
thus not support connecting to a BDIP pin. In this case, BDIP is driven by the EBI normally, but the output
is ignored by the memory and the burst data behavior is determined by the internal configuration of the
EBI and slave device. When the TBDIP bit is set in the appropriate base register, the timing for BDIP is
altered. See
Section 12.4.2.5.1, “TBDIP Effect on Burst Transfer ,” for this timing.
Since burst writes are not supported by the EBI
1
, the EBI negates BDIP during write cycles.
Table 12-16. Wrap Bursts Order
Burst Starting Address
ADDR[27:28]
Burst Order
(Using 32-bit Port Size)
00 word0
−>
word1
−>
word2
−>
word3
−>
word4
−>
word5
−>
word6
−>
word7
01 word2
−>
word3
−>
word4
−>
word5
−>
word6
−>
word7
−>
word0
−>
word1
10 word4
−>
word5
−>
word6
−>
word7
−>
word0
−>
word1
−>
word2
−>
word3
11 word6
−>
word7
−>
word0
−>
word1
−>
word2
−>
word3
−>
word4
−>
word5
1. Except for the special case of a 32-bit non-chip select access in 16-bit data bus mode. See Section 12.4.2.11.