
MPC5566 Register Map
MPC5566 Microcontroller Reference Manual, Rev. 2
A-58
Freescale Semiconductor
RFIFO 5 register 0
EQADC_RF5R0
32-bit
Base + 0x0440
RFIFO 5 register 1
EQADC_RF5R1
32-bit
Base + 0x0444
RFIFO 5 register 2
EQADC_RF5R2
32-bit
Base + 0x0448
RFIFO 5 register 3
EQADC_RF5R3
32-bit
Base + 0x044C
Reserved
—
—
Base + (0x0450–0x07FF)
ADC0 control register
ADC0_CR
No memory mapped access
ADC1 control register
ADC1_CR
ADC time stamp control register
ADC_TSCR
ADC time base counter register
ADC_TBCR
ADC0 gain calibration constant register
ADC0_GCCR
ADC1 gain calibration constant register
ADC1_GCCR
ADC0 offset calibration constant register
ADC0_OCCR
ADC1 offset calibration constant register
ADC1_OCCR
Reserved
—
—
(Base + 0x0800)–0xFFF8_FFFF
Deserial / Serial Peripheral Interface (DSPIx)
Chapter 19, “Deserial Serial Peripheral Interface (DSPI)
0xFFF9_0000 (DSPI A)
0xFFF9_4000 (DSPI B)
0xFFF9_8000 (DSPI C)
0xFFF9_C000 (DSPI D)
Module configuration register
DSPIx_MCR
32-bit
Base + 0x0000
Reserved
—
—
Base + (0x0004–0x0007)
Transfer count register
DSPIx_TCR
32-bit
Base + 0x0008
Clock and transfer attribute register 0
DSPIx_CTAR0
32-bit
Base + 0x000C
Clock and transfer attribute register 1
DSPIx_CTAR1
32-bit
Base + 0x0010
Clock and transfer attribute register 2
DSPIx_CTAR2
32-bit
Base + 0x0014
Clock and transfer attribute register 3
DSPIx_CTAR3
32-bit
Base + 0x0018
Clock and transfer attribute register 4
DSPIx_CTAR4
32-bit
Base + 0x001C
Clock and transfer attribute register 5
DSPIx_CTAR5
32-bit
Base + 0x0020
Clock and transfer attribute register 6
DSPIx_CTAR6
32-bit
Base + 0x0024
Clock and transfer attribute register 7
DSPIx_CTAR7
32-bit
Base + 0x0028
DSPI Status register
DSPIx_SR
32-bit
Base + 0x002C
DMA/interrupt request select and enable register
DSPIx_RSER
32-bit
Base + 0x0030
Push TX FIFO register
DSPIx_PUSHR
32-bit
Base + 0x0034
Pop RX FIFO register
DSPIx_POPR
32-bit
Base + 0x0038
Table A-2. MPC5566 Detailed Register Map (continued)
Register Description
Register Name
Used
Size
Address
Summary of Contents for MPC5566
Page 81: ...Introduction MPC5566 Microcontroller Reference Manual Rev 2 1 24 Freescale Semiconductor...
Page 135: ...Signal Description MPC5566 Microcontroller Reference Manual Rev 2 2 54 Freescale Semiconductor...
Page 189: ...Reset MPC5566 Microcontroller Reference Manual Rev 2 4 20 Freescale Semiconductor...
Page 603: ...Flash Memory MPC5566 Microcontroller Reference Manual Rev 2 13 38 Freescale Semiconductor...
Page 609: ...SRAM MPC5566 Microcontroller Reference Manual Rev 2 14 6 Freescale Semiconductor...
Page 1073: ...MPC5566 Microcontroller Reference Manual Rev 2 22 36 Freescale Semiconductor...
Page 1185: ...Nexus MPC5566 Microcontroller Reference Manual Rev 2 25 92 Freescale Semiconductor...