Freescale Semiconductor MPC5565, Reference Manual

Page: 1039 / 1153

Nexus
MPC5565 Microcontroller Reference Manual, Rev. 1.0
24-46 Freescale Semiconductor
24.11.9 Data Trace End Address Registers 1 and 2 (DTEA n )
The data trace end address registers define the end addresses for each trace channel.
Table 24-33 illustrates the range that will be selected for data trace for various cases of DTSA being less
than, greater than, or equal to DTEA.
NOTE
DTSA must be less than DTEA to guarantee correct data write/read traces.
Data trace ranges are exclusive of the DTSA and DTEA addresses.
24.11.10 NZ6C3 Register Access via JTAG / OnCE
Access to Nexus3 register resources is enabled by loading a single instruction
(ACCESS_AUX_TAP_ONCE) into the JTAGC instruction register (IR), and then loading the
corresponding OnCE OCMD register with the NEXUS3_ACCESS instruction (refer to
Table 24-5 ). For
the NZ6C3 module, the OCMD value is 0b00_0111_1100.
After the ACCESS_AUX_TAP_ONCE instruction has been loaded, the JTAG/OnCE port allows
tool/target communications with all Nexus3 registers according to the register map in
Table 24-24 .
Nexus Reg: 0x0012 Access: R/W
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Data Trace End Address
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Figure 24-25. Data Trace End Address Register 1 (DTEA1)
Nexus Reg: 0x0013 Access: R/W
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Data Trace End Address
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Figure 24-26. Data Trace End Address Register 2 (DTEA2)
Table 24-33. Data Trace—Address Range Options
Programmed Values Range Control Bit Value Range Selected
DTSA < DTEA 0 DTSA -> <- DTEA
DTSA < DTEA 1 <- DTSA DTEA ->
DTSA > DTEA N/A Invalid range—no trace
DTSA = DTEA N/A Invalid range—no trace