Freescale Semiconductor MPC5565, Reference Manual

Page: 277 / 1153

System Integration Unit (SIU)
MPC5565 Microcontroller Reference Manual, Rev. 1.0
6-102 Freescale Semiconductor
SIU_GPDO213 contains the PDO213 bit for WKPCFG_GPIO[213]. The address for a GPDO pin is the
GPIO number plus an offset of SI 0x0600.
Software writes to the SIU_GPDO n registers to drive data out on the external pin. Each register drives one
external pin, which allows independent control of the pin. Writes to the SIU_GPDO n registers have no
effect if an input function is assigned to the pin by the pad configuration register.
If the direction of a GPIO signal changes from input to output, the SIU_GPDO n register value is
automatically driven out to the external pin without a software update.
Writes to the SIU_GPDO n registers have no effect when a primary or alternate function is assigned.
Figure 6-147. General Purpose Data Output (GPDO) Registers 0–213 (SIU_GPDO n )
Table 6-130 describes the PDO n bit field in the general purpose data output registers:
6.3.1.152 GPIO Pin Data Input Registers 0–213 (SIU_GPDI n )
The 8-bit read-only SIU_GPDI n registers defined in Figure 6-148 each specify the input state for the
function assigned to the GPDI[ n ] pin. The n notation in the 178 SIU_GPDI n register names relate to the
[ n ] in GPIO[ n ] signal name. For example, SIU_GPDI0 contains the PDI0 bit for CS[0]_GPIO[0]; and
SIU_GPDI213 contains the PDI213 bit for WKPCFG_GPIO[213]. The GPDI address for a particular pin
is the GPIO number plus an offset of SI 0x0800. Gaps exist in the memory where GPIO pins
are not implemented in the package.
Software reads the SIU_GPDI n registers to get the input state of the external GPIO pin. Each GPDI
register contains the input state of one external GPIO pin. If a GPDI register is configured as output, and
the input buffer enable bit is set to one in the PCR register, the SIU_GPDI
n register reflects the state of the
output pin.
Address: SI 0x0600 R/W
0 1 2 3 4 5 6 7
R 0 0 0 0 0 0 0 0
W PDO n
Reset 0 0 0 0 0 0 0 0
Table 6-130. SIU_GPDO n Field Descriptions
Name Description
PDO n Pin data out. Stores the data to drive out the external GPIO. If the register is read,
it returns the value written.
0
V
OL
is driven on the external GPIO pin when the pin is configured as an output.
1 V
OH
is driven on the external GPIO pin when the pin is configured as an output.