Interrupt Controller (INTC)
MPC5565 Microcontroller Reference Manual, Rev. 1.0
10-24
Freescale Semiconductor
Furthermore, clearing the peripheral interrupt request’s enable bit in the
peripheral or, alternatively, setting its mask bit has the same consequences
as clearing its flag bit. Setting its enable bit or clearing its mask bit while its
flag bit is asserted has the same effect on the INTC as an interrupt event
setting the flag bit.
10.4.1.1
Peripheral Interrupt Requests
An interrupt event in a peripheral’s hardware sets a flag bit which resides in that peripheral. The interrupt
request from the peripheral is driven by that flag bit.
The time from when the peripheral starts to drive its peripheral interrupt request to the INTC to the time
that the INTC starts to drive the interrupt request to the processor is three clocks.
10.4.1.2
Software Settable Interrupt Requests
The software set/clear interrupt registers (INTC_SSCIR
x_x
) support the setting or clearing of
software-settable interrupt requests. These registers contain eight independent sets of bits to set and clear
a corresponding flag bit by software. With the exception of being set by software, this flag bit behaves the
same as a flag bit set within a peripheral. This flag bit generates an interrupt request within the INTC just
like a peripheral interrupt request.
An interrupt request is triggered by software writing a 1 to the SET
n
bit in INTC software set/clear
interrupt registers (INTC_SSCIR0–INTC_SSCIR7). This write sets a CLR
n
flag bit that generates an
interrupt request. The interrupt request is cleared by writing a 1 to the CLR
n
bit. Specific behavior includes
the following:
•
Writing a 1 to SET
n
leaves SET
n
unchanged at 0 but sets the flag bit (CLR
n
bit).
•
Writing a 0 to SET
n
has no effect.
•
Writing a 1 to CLR
n
clears the flag (CLR
n
) bit.
•
Writing a 0 to CLR
n
has no effect.
•
If a 1 is written to a pair of SET
n
and CLR
n
bits at the same time, the flag (CLR
n
) is set, regardless
of whether CLR
n
was asserted before the write.
The time from the write to the SET
n
bit to the time that the INTC starts to drive the interrupt request to the
processor is four clocks.
10.4.1.3
Unique Vector for Each Interrupt Request Source
Each peripheral and software settable interrupt request is assigned a hardwired unique 9-bit vector.
Software settable interrupts 0–7 are assigned vectors 0–7, respectively. The peripheral interrupt requests
are assigned vectors 8 to as high as needed to cover all of the peripheral interrupt requests.
10.4.2
Priority Management
The asserted interrupt requests are compared to each other based on their PRI
n
values in INTC priority
select registers (INTC_PSR0–INTC_PSR231). The result of that comparison also is compared to PRI in
Summary of Contents for MPC5565
Page 18: ...MPC5565 Microcontroller Reference Manual Devices Supported MPC5565 MPC5565 RM Rev 1 0 09 2007...
Page 34: ...MPC5565 Reference Manual Rev 1 0 Freescale Semiconductor 15...
Page 35: ...MPC5565 Reference Manual Rev 1 0 16 Freescale Semiconductor...
Page 553: ...Flash Memory MPC5565 Microcontroller Reference Manual Rev 1 0 13 38 Freescale Semiconductor...
Page 559: ...SRAM MPC5565 Microcontroller Reference Manual Rev 1 0 14 6 Freescale Semiconductor...
Page 973: ...Preface MPC5565 Microcontroller Reference Manual Rev 1 0 21 36 Freescale Semiconductor...
Page 1153: ...Calibration MPC5565 Microcontroller Reference Manual Rev 1 0 B 8 Freescale Semiconductor...
