Nexus
MPC5565 Microcontroller Reference Manual, Rev. 1.0
Freescale Semiconductor
24-13
24.4.5
System Clock Locked Indication
Following a power-on reset, the lsb of the auxiliary output port pins (MDO0) can be monitored to provide
the lock status of the system clock. MDO0 is driven to a logic 1 until the system clock achieves lock after
exiting power-on reset. After the system clock is locked, MDO0 is negated and tools may begin Nexus
configuration. Loss of lock conditions that occur subsequent to the exit of power-on reset and the initial
lock of the system clock do not cause a Nexus reset, and therefore do not result in MDO0 driven high.
24.5
Nexus Port Controller (NPC)
The Nexus port controller (NPC) is that part of the NDI that controls access and arbitration of the device’s
internal Nexus modules. The NPC contains the port configuration register (PCR) and the device
identification register (DID). The contents of the NPC DID are the same as the JTAGC device
identification register.
24.5.1
Overview
The device incorporates multiple modules that require development support. Each of these modules
implements a development interface based on the IEEE-ISTO 5001-2001 standard and must share the
input and output ports that interface with the development tool. The NPC controls the usage of these ports
in a manner that allows the individual modules to share the ports, while appearing to the development tool
as a single module.
24.5.2
Features
The NPC performs the following functions:
•
Controls arbitration for ownership of the Nexus auxiliary output port
•
Nexus device identification register and messaging
•
Generates MCKO enable and frequency division control signals
•
Controls sharing of EVTO
•
Control of the device-wide debug mode
•
Generates asynchronous reset signal for Nexus modules based on JCOMP input, censorship status,
and power-on reset status
•
System clock locked status indication via MDO[0] during Nexus reset
•
Provides Nexus support for censorship mode
Table 24-8. SRC Packet Encodings
SRC[3:0]
Client
0b0000
e200z
6
0b0001
eDMA
0b0101-0b1111
Reserved
Summary of Contents for MPC5565
Page 18: ...MPC5565 Microcontroller Reference Manual Devices Supported MPC5565 MPC5565 RM Rev 1 0 09 2007...
Page 34: ...MPC5565 Reference Manual Rev 1 0 Freescale Semiconductor 15...
Page 35: ...MPC5565 Reference Manual Rev 1 0 16 Freescale Semiconductor...
Page 553: ...Flash Memory MPC5565 Microcontroller Reference Manual Rev 1 0 13 38 Freescale Semiconductor...
Page 559: ...SRAM MPC5565 Microcontroller Reference Manual Rev 1 0 14 6 Freescale Semiconductor...
Page 973: ...Preface MPC5565 Microcontroller Reference Manual Rev 1 0 21 36 Freescale Semiconductor...
Page 1153: ...Calibration MPC5565 Microcontroller Reference Manual Rev 1 0 B 8 Freescale Semiconductor...
