External Bus Interface (EBI)
MPC5565 Microcontroller Reference Manual, Rev. 1.0
12-50
Freescale Semiconductor
NOTE
In the case where an external master asserts TEA to timeout a transaction to
an internal address on this MCU, the EBI has no way to terminate the
transfer internally. Therefore, any subsequent TS assertions by the external
master are ignored by the EBI until the original transfer has completed
internally and the EBI has returned to an idle state. The expectation is that
the internal slaves will always respond with either valid data or an error
indication within a reasonable period of time to avoid hanging the system.
When TEA is asserted from an external source, the EBI uses a latched version of TEA (1 cycle delayed)
to help make timing at high frequencies. This means that for any accesses where the EBI drives TA (chip
select accesses and external master accesses to EBI), a TEA assertion that occurs 1 cycle before or during
the last TA of the access could be ignored by the EBI, since it will have completed the access internally
before it detects the latched TEA assertion. This means that non-burst chip select accesses with no wait
states (SCY = 0) cannot be reliably terminated by external TEA. If external error termination is required
for such a device, the EBI must be configured for SCY
≥
1.
NOTE
For the cases discussed above where TEA could be ignored, this is not
guaranteed. For some small access cases (which always use chip select and
internally-driven TA), a TEA that occurs 1 cycle before or during the TA
cycle or for SCY = 0 may in fact lead to terminating the cycle with error.
However, proper error termination is not guaranteed for these cases, so TEA
must always be asserted at least 2 cycles before an internally-driven TA
cycle for proper error termination.
External TEA assertion that occurs during the same cycle that TS is asserted by the EBI is always treated
as an error (terminating the access) regardless of SCY.
summarizes how the EBI recognizes the termination signals provided from an external device.
Table 12-20. Termination Signals Protocol
TEA
1
1
Latched version (1 cycle delayed) used for externally driven
TEA and TA.
Action
Negated
Negated
No termination
Asserted
–
Transfer error termination
Negated
Asserted
Normal transfer termination
Summary of Contents for MPC5565
Page 18: ...MPC5565 Microcontroller Reference Manual Devices Supported MPC5565 MPC5565 RM Rev 1 0 09 2007...
Page 34: ...MPC5565 Reference Manual Rev 1 0 Freescale Semiconductor 15...
Page 35: ...MPC5565 Reference Manual Rev 1 0 16 Freescale Semiconductor...
Page 553: ...Flash Memory MPC5565 Microcontroller Reference Manual Rev 1 0 13 38 Freescale Semiconductor...
Page 559: ...SRAM MPC5565 Microcontroller Reference Manual Rev 1 0 14 6 Freescale Semiconductor...
Page 973: ...Preface MPC5565 Microcontroller Reference Manual Rev 1 0 21 36 Freescale Semiconductor...
Page 1153: ...Calibration MPC5565 Microcontroller Reference Manual Rev 1 0 B 8 Freescale Semiconductor...