Enhanced Direct Memory Access (eDMA)
MPC5565 Microcontroller Reference Manual, Rev. 1.0
Freescale Semiconductor
9-7
9.2.2.1
eDMA Control Register (EDMA_CR)
The 32-bit EDMA_CR defines the basic operating configuration of the eDMA.
The eDMA arbitrates channel service requests in two groups (0, 1) of 16 channels each. Group 0 contains
channels 0-15, and group 1 contains channels 16-31.
Arbitration within a group can be configured to use either fixed-priority or round-robin. In fixed-priority
arbitration, the highest priority channel requesting service is selected to execute. The priorities are
assigned by the channel priority registers. In round-robin arbitration mode, the channel priorities are
ignored and the channels within each group are cycled through, from channel 15 down to channel 0,
without regard to priority.
Refer to
Section 9.2.2.15, “eDMA Channel n Priority Registers (EDMA_CPRn)
.”
The group priorities operate in a similar fashion. In group fixed-priority arbitration mode, channel service
requests in the highest priority group are executed first where priority level 1 is the highest and priority
level 0 is the lowest. The group priorities are assigned in the GRP
n
PRI fields of the eDMA control register
(EDMA_CR). All group priorities must have unique values prior to any channel service requests occur,
otherwise a configuration error is reported. In group round-robin mode, the group priorities are ignored
and the groups are cycled through, from group 1 down to group 0, without regard to priority.
Address: Base + 0x0000
Access: User R/W
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
0
0
0
0
0
GRP1
PRI
0
GRP0
PRI
0
0
0
0
ERGA ERCA EDBG
0
W
Reset
1
1
1
0
0
1
0
0
0
0
0
0
0
0
0
0
Figure 9-2. eDMA Control Register (EDMA_CR)
Table 9-2. EDMA_CR Field Descriptions
Field
Description
0–20
Reserved.
21
GRP1PRI
Channel group 1 priority. Group 1 priority level when fixed-priority group arbitration is enabled.
22
Reserved.
23
GRP0PRI
Channel group 0 priority. Group 0 priority level when fixed-priority group arbitration is enabled.
24–27
Reserved.
Summary of Contents for MPC5565
Page 18: ...MPC5565 Microcontroller Reference Manual Devices Supported MPC5565 MPC5565 RM Rev 1 0 09 2007...
Page 34: ...MPC5565 Reference Manual Rev 1 0 Freescale Semiconductor 15...
Page 35: ...MPC5565 Reference Manual Rev 1 0 16 Freescale Semiconductor...
Page 553: ...Flash Memory MPC5565 Microcontroller Reference Manual Rev 1 0 13 38 Freescale Semiconductor...
Page 559: ...SRAM MPC5565 Microcontroller Reference Manual Rev 1 0 14 6 Freescale Semiconductor...
Page 973: ...Preface MPC5565 Microcontroller Reference Manual Rev 1 0 21 36 Freescale Semiconductor...
Page 1153: ...Calibration MPC5565 Microcontroller Reference Manual Rev 1 0 B 8 Freescale Semiconductor...
