Freescale Semiconductor MPC5565, Reference Manual

Page: 1113 / 1153

MPC5565 Register Map
MPC5565 Microcontroller Reference Manual, Rev. 1.0
A-28 Freescale Semiconductor
eTPU A channel 7 host service request register ETPU_C7HSRR_A 32-bit Base + 0x0478
Reserved — — Base + (0x047C–0x047F)
eTPU A channel 8 configuration register ETPU_C8CR_A 32-bit Base + 0x0480
eTPU A channel 8 status and control register ETPU_C8SCR_A 32-bit Base + 0x0484
eTPU A channel 8 host service request register ETPU_C8HSRR_A 32-bit Base + 0x0488
Reserved — — Base + (0x048C–0x048F)
eTPU A channel 9 configuration register ETPU_C9CR_A 32-bit Base + 0x0490
eTPU A channel 9 status and control register ETPU_C9SCR_A 32-bit Base + 0x0494
eTPU A channel 9 host service request register ETPU_C9HSRR_A 32-bit Base + 0x0498
Reserved — — Base + (0x049C–0x049F)
eTPU A channel 10 configuration register ETPU_C10CR_A 32-bit Base + 0x04A0
eTPU A channel 10 status and control register ETPU_C10SCR_A 32-bit Base + 0x04A4
eTPU A channel 10 host service request register ETPU_C10HSRR_A 32-bit Base + 0x04A8
Reserved — — Base + (0x04AC–0x04AF)
eTPU A channel 11 configuration register ETPU_C11CR_A 32-bit Base + 0x04B0
eTPU A channel 11 status and control register ETPU_C11SCR_A 32-bit Base + 0x04B4
eTPU A channel 11 host service request register ETPU_C11HSRR_A 32-bit Base + 0x04B8
Reserved — — Base + (0x04BC–0x04BF)
eTPU A channel 12 configuration register ETPU_C12CR_A 32-bit Base + 0x04C0
eTPU A channel 12 status and control register ETPU_C12SCR_A 32-bit Base + 0x04C4
eTPU A channel 12 host service request register ETPU_C12HSRR_A 32-bit Base + 0x04C8
Reserved — — Base + (0x04CC–0x04CF)
eTPU A channel 13 configuration register ETPU_C13CR_A 32-bit Base + 0x04D0
eTPU A channel 13 status and control register ETPU_C13SCR_A 32-bit Base + 0x04D4
eTPU A channel 13 host service request register ETPU_C13HSRR_A 32-bit Base + 0x04D8
Reserved — — Base + (0x04DC–0x04DF)
eTPU A channel 14 configuration register ETPU_C14CR_A 32-bit Base + 0x04E0
eTPU A channel 14 status and control register ETPU_C14SCR_A 32-bit Base + 0x04E4
eTPU A channel 14 host service request register ETPU_C14HSRR_A 32-bit Base + 0x04E8
Reserved — — Base + (0x04EC–0x04EF)
eTPU A channel 15 configuration register ETPU_C15CR_A 32-bit Base + 0x04F0
eTPU A channel 15 status and control register ETPU_C15SCR_A 32-bit Base + 0x04F4
Table A-2. MPC5565 Detailed Register Map (continued)
Register Description Register Name
Used
Size
Address