Freescale Semiconductor MPC5565, Reference Manual

Page: 337 / 1153

Enhanced Direct Memory Access (eDMA)
MPC5565 Microcontroller Reference Manual, Rev. 1.0
9-12 Freescale Semiconductor
9.2.2.5 eDMA Set Enable Request Register (EDMA_SERQR)
The EDMA_SERQR provides a simple memory-mapped mechanism to set a given bit in the
EDMA_ERQRL to enable the DMA request for a given channel. The data value on a register write causes
the corresponding bit in the EDMA_ERQRL to be set. Setting bit 1 (SERQ
n ) provides a global set
function, forcing the entire contents of EDMA_ERQRL to be asserted. Reads of this register return all
zeroes.
Address: Base + 0x0014 Access: User R/W
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
R
EEI31 EEI30 EEI29 EEI28 EEI27 EEI26 EEI25 EEI24 EEI23 EEI22 EEI21 EEI20 EEI19 EEI18 EEI17 EEI16
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
R
EEI15 EEI14 EEI13 EEI12 EEI11 EEI10 EEI09 EEI08 EEI07 EEI06 EEI05 EEI04 EEI03 EEI02 EEI01 EEI00
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Figure 9-5. eDMA Enable Error Interrupt Low Register (EDMA_EEIRL)
Table 9-5. EDMA_EEIRL Field Descriptions
Field Description
0–31
EEI
n
Enable error interrupt n.
0 The error signal for channel n does not generate an error interrupt.
1 The assertion of the error signal for channel n generate an error interrupt request.
Address: Base + 0x0018 Access: User write-only
0 1 2 3 4 5 6 7
R 0 0 0 0 0 0 0 0
W SERQ[0:6]
Reset 0 0 0 0 0 0 0 0
Figure 9-6. eDMA Set Enable Request Register (EDMA_SERQR)