Freescale Semiconductor MPC5565, Reference Manual

Page: 726 / 1153

Enhanced Queued Analog-to-Digital Converter (eQADC)
MPC5565 Microcontroller Reference Manual, Rev. 1.0
Freescale Semiconductor 18-27
18.3.2.9 eQADC CFIFO Transfer Counter Registers 0–5 (EQADC_CFTCR n )
The EQADC_CFTCRs record the number of commands transferred from a CFIFO. The EQADC_CFTCR
supports the monitoring of command transfers from a CFIFO.
18.3.2.10 eQADC CFIFO Status Snapshot Registers 0–2 (EQADC_CFSSR n )
The eQADC_CFSSRs contain status fields to track the operation status of each CFIFO and the transfer
counter of the last CFIFO to initiate a command transfer to the internal ADCs and the external command
buffers. EQADC_CFSSR0–1 are related to the on-chip ADC command buffers (buffers 0 and 1) while
EQADC_CFSSR2 is related to the external command buffers (buffers 2 and 3). All fields of a particular
EQADC_CFSSR are captured at the beginning of a command transfer to the buffer associated with that
register.
Note that captured status register values are associated with a previous command transfer. This means that
the eQADC_CFSSR registers capture the status registers before the status registers change, because of the
transfer of the current command that is about to be popped from the CFIFO. The EQADC_CFSSRs are
read only. Writing to the EQADC_CFSSRs has no effect.
Address: EQAD 0x090 (EQADC_CFTCR0)
EQAD 0x092 (EQADC_CFTCR1)
EQAD 0x094 (EQADC_CFTCR2)
EQAD 0x096 (EQADC_CFTCR3)
EQAD 0x098 (EQADC_CFTCR4)
EQAD 0x09A (EQADC_CFTCR5) Access: Read/Write
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
R 0 0 0 0 0
TC_CF n
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Figure 18-10. eQADC CFIFO Transfer Counter Registers (EQADC_CFTCR n )
Table 18-13. EQADC_CFTCR n Field Descriptions
Field Description
0–4 Reserved.
5–15
TC_CF n
[0:10]
Transfer counter for CFIFO n . TC_CF n counts the number of commands that have been completely transferred from
CFIFO n . TC_CF n =2, for example, signifies that two commands have been transferred. The transfer of entries bound
for the on-chip ADCs is considered completed when they are stored in the appropriate command buffer. The transfer
of entries bound for an external device is considered completed when the serial transmission of the entry is
completed. The eQADC increments the TC_CF
n value by 1 after a command is transferred. TC_CF n resets to 0 after
eQADC completes transferring a command with an asserted EOQ bit. Writing any value to TC_CF n sets the counter
to that written value.
Note: If CFIFO n is in the TRIGGERED state when its MODE n field is programmed to disabled, the exact number of
entries transferred from the CFIFO until that point (TC_CF n ) is only known after the CFIFO status changes to
IDLE, as indicated by CFS n . For details refer to Section 18.4.3.5.1, “Disabled Mode .”