
555-233-119
970
Issue 5 October 2002
Data Channel Local Loop Back Test (#111)
This test verifies the integrity of the dual port RAM that is shared between the
software and hardware that composes the DATA-CHL. The dual port RAM is
placed in local loop back mode such that data to be sent by the DATA-CHL is
instead looped back to be received by the DATA-CHL. The loop back is done
within the dual port RAM, that is, the data is never sent over the TDM Bus. The
test checks that the data received by the DATA-CHL is the same as the data that
was sent by the DATA-CHL.
NOTE:
If an Error Code is encountered that recommends that an CDR Link, System
Printer Link, PMS Log Printer, Wakeup-Log Printer, and/or PMS Link be
busied out, restore each busied-out link to service according to the
PRI-CDR/SEC-CDR (PRI-CDR Link), SYS-PRNT (System Printer Link),
PMS-PRNT/JNL-PRNT (PMS Printer Link), or PMS-LINK (Property
Management System Link) Maintenance documentation, respectively,
before concluding work on the problem.
PASS
The target DATA-CHL, Processor circuit pack, TDM Bus (TDM-BUS), and
Tone-Clock circuit pack (TONE-BD, TONE-PT, TDM-CLK) are functioning.
Connections can be established over the target DATA-CHL.
Table 176.
TEST #110 Data Channel Crosstalk Test — Continued
Error
Code
Test
Result
Description/Recommendation
Continued on next page