
ETR-PT (Enhanced Tone Receiver Port)
Issue 5 October 2002
1177
555-233-119
ETR-PT (Enhanced Tone Receiver Port)
NOTE:
Replacing the tone/clock circuit pack requires a special procedure which is
described in the documentation for TONE-BD. This section also describes
the LED display for this board.
The TN2182 is a combined Tone Generator/Tone Detector board, providing 8
Enhanced Tone receiver (ETR) ports. Each of these ports provides the functions
previously found individually on DTMR-PTs, GPTD-PTs and CLAS-PTs ports.
Thus, each port on the TN2182 can be used for any tone detection function that
was previously done by TN748, TN420 or TN744 Tone detection boards.
The TN2182 provides mu-law or A-law tone detection capability.
Since the TN2182 also provides Tone/Clock function, the TN2182 circuit pack is
the only Tone board allowable in the CMC.
Hardware Error Log Entries and Test to Clear
Values
MO Name (in
Alarm Log)
Alarm
Level
Initial Command to
Run
1
1.
P is the port network number (1 for PPN). C is the carrier designation (A, B, or C). SS
is the number of the slot in which the circuit pack resides (01 to 21).
Full Name of MO
ETR-PT(a)
MAJOR
test port PCSSpp sh
Enhanced Tone Receiver Port
ETR-PT
MINOR
test port PCSSpp sh
Enhanced Tone Receiver Port
ETR-PT
WARNING
test port PCSSpp sh
Enhanced Tone Receiver Port
Table 261.
Enhanced Tone Receiver Port (ETR-PT) Error Log Entries
Error
Type
Aux
Data
Associated Test
Alarm
Level
On/Off
Board
Test to Clear Value
1
any
Tone Detector
Audit/Update Test (#43)
MAJOR/
MINOR (a)
ON
test port PCSSpp r 2
18
busyout port
WARNING
OFF
release port
PCSSpp
257 (b)
17666
Tone Detection Audit
Update Test (#43)
MAJOR/
MINOR (a)
ON
test port PCSSpp r 3
513 (c)
any
Tone Detection
Verification Test (#42)
MAJOR/
MINOR (a)
ON
test port PCSSpp r 3
Continued on next page