
Maintenance Objects
1528
Issue 5 October 2002
Memory Parity Error Detection Test (#87)
This test is a nondestructive test. The test is run on a few reserved locations in
memory. A failure of this test indicates a failure on the Processor circuit pack.
This test determines if the parity circuitry is working. Accordingly, the test
determines if parity errors can be detected. The parity circuitry is used to detect
DRAM memory failures.
Memory Functional Test (#332)
This test is destructive.
This test ensures that every DRAM memory location can be accessed and
changed independently. Running this test wipes out all data in DRAM memory.
This test is performed during a reset system 4 or reset system 5. If the test fails
during a reset system command, refer to the
‘‘Procedure for SPE-Down Mode’’
in
Chapter 1, ‘‘Maintenance for CSI systems’’
for the recommended maintenance
strategy.
Table 420.
TEST #87 Memory Parity Error Detection Test
Error
Code
Test
Result
Description/ Recommendation
100
ABORT
The test did not complete within the allowable time period.
1. Retry the command.
2500
ABORT
Internal system error
1. Retry the command.
1 - 7
FAIL
The parity detection circuitry is not working correctly. If the system can still
provide service, this indicates that the Processor circuit pack has a problem
but can still function.
1. The Processor circuit pack should be replaced. The failure is identifying
the PROCR as being bad and only the PROCR circuit pack needs to be
replaced.
PASS
The parity detection circuitry is working.
Continued on next page