Samsung S5PC110, Manual

Page: 943 / 2426

S5PC110_UM 5 USB2.0 HS OTG
5-67
5.8.7.2 Device Control Register (DCTL, R/W, Address = 0xEC00_0804)
DCTL Bit Description R/W Initial State
Reserved [31:17] - - 15'h0
NakOnBable [16] Set NAK automatically on babble (NakOnBble). The core
sets NAK automatically for the endpoint on which babble is
received R/W 1'b0
IgnrFrmNum [15] Ignore frame number for Isochronous end points
Do NOT program IgnrFrmNum bit to 1'b1 when the core is
operating in threshold mode. This feature is not applicable to
High Speed, High bandwidth transfers.
When this bit is enabled, there must be only one packet per
descriptor.
•
0: The core transmits the packets only in the frame number
in which they are intended to be transmitted.
•
1: The core ignores the frame number, sending packets
immediately as the packets are ready.
When Scatter/Gather DMA mode is disabled, this field is
reserved, and reads 1’b0.
•
In Scatter/Gather DMA mode, if this bit is enabled, the
packets are not flushed when a ISOC IN token is received for
an elapsed frame.
R/W 1’b0
GMC [14:13] Global Multi Count.
GMC must be programmed only once after initialization.
Applicable only for Scatter/Gather DMA mode. This indicates
the number of packets to be serviced for that end point
before moving to the next end point. It is only for non-periodic
end points.
•
2’b00: Invalid.
•
2’b01: 1 packet.
•
2’b10: 2 packets.
•
2’b11: 3 packets.
When Scatter/Gather DMA mode is disabled, this field is
reserved. And reads 2’b00.
R/W 2’b01
Reserved [12] - - -
PWROnPrgDone [11] Power-On Programming Done
The application uses this bit to indicate that register
programming is complete after a wake-up from Power Down
mode.
R/W 1'b0
CGOUTNak [10] Clear Global OUT NAK
A write to this field clears the Global OUT NAK. W 1'b0
SGOUTNak [9] Set Global OUT NAK
A write to this field sets the Global OUT NAK.
The application uses this bit to send a NAK handshake on all
OUT endpoints.
The application must set this bit after making sure that the
Global OUT NAK Effective bit in Core Interrupt Register is
cleared. W 1'b0