S5PC110_UM
7 SD/MMC CONTROLLER
7-68
ERRINTSTS
Bit
Description
Initial State
value of other than "010".
1 = Error
0 = No Error
STADATTOUTERR
[4]
Data Timeout Error
Occurs if it detects one of following timeout conditions.
(1) Busy timeout for R1b, R5b type
(2) Busy timeout after Write CRC status
(3) Write CRC Status timeout
(4) Read Data timeout.
1 = Timeout
0 = No Error
0
STACMDIDXERR
[3]
Command Index Error
Occurs if a Command Index error occurs in the command
response.
1 = Error
0 = No Error
0
STACMDEBITERR
[2]
Command End Bit Error
Occurs if it detects that the end bit of a command response is 0.
1 = End bit Error generated
0 = No Error
STACMDCRCERR [1]
Command
CRC
Error
Command CRC Error is generated in two cases.
(1) If a response is returned and the Command Timeout Error is
set to 0 (indicating no timeout), this bit is set to 1 if it detects a
CRC error in the command response.
(2) The Host Controller detects a CMD line conflict by
monitoring the CMD line if a command is issued. If the Host
Controller drives the CMD line to 1 level, but detects 0 levels on
the CMD line at the next SDCLK edge, then the Host Controller
aborts the command (Stop driving CMD line) and set this bit to
1. The Command Timeout Error also set to 1 to distinguish CMD
line conflict.
1 = Generates CRC Error
0 = No Error
0
STACMDTOUTERR
[0]
Command Timeout Error
Occurs if no response is returned within 64 SDCLK cycles from
the end bit of the command. If the Host Controller detects a
CMD line conflict, in which case Command CRC Error also set
as
shown in Table
below, this bit sets without waiting for 64
SDCLK cycles because the Host Controller aborts command.
1 = Timeout
0 = No Error
0
Summary of Contents for S5PC110
Page 4: ...Section 1 OVERVIEW ...
Page 28: ...Section 2 SYSTEM ...
Page 374: ...S5PC110_UM 4 POWER MANAGEMENT 4 14 4 Let DRAMs exit from self refresh mode ...
Page 473: ...S5PC110_UM 6 BOOTING SEQUENCE 6 10 Figure 6 3 Secure Booting Diagram ...
Page 474: ...Section 3 BUS ...
Page 491: ...S5PC110_UM 2 CORESIGHT Figure 2 4 Structure of the Coresight DAP Components 2 8 ...
Page 506: ...Section 4 INTERRUPT ...
Page 537: ...Section 5 MEMORY ...
Page 540: ......
Page 703: ...Section 6 DMA ...
Page 705: ...List of Figures Figure Title Page Number Number Figure 1 1 Two DMA Tops 1 1 ...
Page 737: ...Section 7 TIMER ...
Page 795: ...Section 8 CONNECTIVITY STORAGE ...
Page 883: ...S5PC110_UM 5 USB2 0 HS OTG 5 7 5 6 3 OTG FIFO ADDRESS MAPPING Figure 5 3 OTG FIFO Mapping ...
Page 1100: ...Section 9 MULTIMEDIA ...
Page 1116: ...S5PC110_UM 1 0BDISPLAY CONTROLLER 1 5 Figure 1 2 Block Diagram of the Data Flow ...
Page 1125: ...S5PC110_UM 1 0BDISPLAY CONTROLLER 1 14 1 3 3 2 7 16BPP Display 1555 P1 P2 P3 P4 P5 LCD Panel ...
Page 1145: ...S5PC110_UM 1 0BDISPLAY CONTROLLER 1 34 Figure 1 10 Blending Decision Diagram ...
Page 1149: ...S5PC110_UM 1 0BDISPLAY CONTROLLER 1 38 Figure 1 14 Hue Control Block Diagram ...
Page 1184: ...S5PC110_UM 1 0BDISPLAY CONTROLLER 1 73 ...
Page 1226: ...S5PC110_UM 1 0BDISPLAY CONTROLLER 1 115 ...
Page 1328: ...S5PC110_UM 2 1BCAMERA INTERFACE 2 81 ...
Page 1369: ...S5PC110_UM 4 3BMIPI CSIS 4 2 4 2 BLOCK DIAGRAM Figure 4 1 MIPI CSI System Block Diagram ...
Page 1381: ...S5PC110_UM 4 3BMIPI CSIS 4 14 ...
Page 1431: ...S5PC110_UM 6 5BMULTI FORMAT CODEC 6 39 ...
Page 1471: ...S5PC110_UM 6 5BMULTI FORMAT CODEC 6 79 Figure 6 7 VC1 Parameters ...
Page 1626: ...S5PC110_UM 10 9BHIGH DEFINITION MULTIMEDIA INTERFACE 10 17 Figure 10 10 Channel Status Block ...
Page 1775: ...S5PC110_UM 13 12BG2D 13 6 FIMG 2D FIMG 2D FIMG 2D Figure 13 3 Rotation and Flip Example ...
Page 1798: ...Section 10 AUDIO ETC ...
Page 1803: ...S5PC110_UM 1 AUDIO SUBSYSTEM 1 2 Figure 8 7 Keypad I F Block Diagram 8 8 ...
Page 1951: ...Section 11 SECURITY ...
Page 1954: ...List of Tables Table Title Page Number Number Table 1 1 Security Features of S5PC110 1 2 ...
Page 1964: ...S5PC110_UM 2 ADVANCED CRYPTO ENGINE Figure 2 9 DES Byte Swapping Scheme 2 9 ...
Page 2005: ...Section 12 ETC ...
Page 2039: ...Section 13 SIZE BALL MAP ...