S5PC110_UM
5 USB2.0 HS OTG
5-91
DIEPTSIZn/
DOEPTSIZn
Bit
Description
R/W
Initial State
(maximum size or short packet) is written to the RxFIFO.
XferSize [18:0]
Transfer Size
This field contains the transfer size in bytes for the current
endpoint. The core only interrupts the application after it has
exhausted the transfer size amount of data. The transfer size can
be set to the maximum packet size of the endpoint, to be
interrupted at the end of each packet.
•
IN Endpoints: The core decrements this field every time a
packet from the external memory is written to the TxFIFO.
•
OUT Endpoints: The core decrements this field every time a
packet is read from the RxFIFO and written to the external
memory.
R/W 19'h0
5.8.7.20 Device Endpoint-n DMA Address (DIEPDMAn/DOEPDMAn, R/W, Address = 0xEC0n*20h,
0xEC0n*20h)
Endpoint_number : 0
≤
n
≤
15
The starting DMA address must be DWORD-aligned.
DIEPDMAn/
DOEPDMAn
Bit
Description
R/W
Initial State
DMAAddr
[31:0] DMA Address
Holds the start address of the external memory for storing or
fetching endpoint data.
Note: For control endpoints, this field stores control OUT data
packets as well as SETUP transaction data packets. When
more than three SETUP packets are received back-to-back,
the SETUP data packet in the memory is overwritten.
This register is incremented on every AHB transaction. The
application can give only a DWORD-aligned address.
•
When Scatter/Gather DMA mode is not enabled, When
Scatter/Gather DMA mode is not enabled, the application
programs the start address value in this field.
When Scatter/Gather DMA mode is enabled, this field indicates
the base pointer for the descriptor list.
R/W 32'h0
Summary of Contents for S5PC110
Page 4: ...Section 1 OVERVIEW ...
Page 28: ...Section 2 SYSTEM ...
Page 374: ...S5PC110_UM 4 POWER MANAGEMENT 4 14 4 Let DRAMs exit from self refresh mode ...
Page 473: ...S5PC110_UM 6 BOOTING SEQUENCE 6 10 Figure 6 3 Secure Booting Diagram ...
Page 474: ...Section 3 BUS ...
Page 491: ...S5PC110_UM 2 CORESIGHT Figure 2 4 Structure of the Coresight DAP Components 2 8 ...
Page 506: ...Section 4 INTERRUPT ...
Page 537: ...Section 5 MEMORY ...
Page 540: ......
Page 703: ...Section 6 DMA ...
Page 705: ...List of Figures Figure Title Page Number Number Figure 1 1 Two DMA Tops 1 1 ...
Page 737: ...Section 7 TIMER ...
Page 795: ...Section 8 CONNECTIVITY STORAGE ...
Page 883: ...S5PC110_UM 5 USB2 0 HS OTG 5 7 5 6 3 OTG FIFO ADDRESS MAPPING Figure 5 3 OTG FIFO Mapping ...
Page 1100: ...Section 9 MULTIMEDIA ...
Page 1116: ...S5PC110_UM 1 0BDISPLAY CONTROLLER 1 5 Figure 1 2 Block Diagram of the Data Flow ...
Page 1125: ...S5PC110_UM 1 0BDISPLAY CONTROLLER 1 14 1 3 3 2 7 16BPP Display 1555 P1 P2 P3 P4 P5 LCD Panel ...
Page 1145: ...S5PC110_UM 1 0BDISPLAY CONTROLLER 1 34 Figure 1 10 Blending Decision Diagram ...
Page 1149: ...S5PC110_UM 1 0BDISPLAY CONTROLLER 1 38 Figure 1 14 Hue Control Block Diagram ...
Page 1184: ...S5PC110_UM 1 0BDISPLAY CONTROLLER 1 73 ...
Page 1226: ...S5PC110_UM 1 0BDISPLAY CONTROLLER 1 115 ...
Page 1328: ...S5PC110_UM 2 1BCAMERA INTERFACE 2 81 ...
Page 1369: ...S5PC110_UM 4 3BMIPI CSIS 4 2 4 2 BLOCK DIAGRAM Figure 4 1 MIPI CSI System Block Diagram ...
Page 1381: ...S5PC110_UM 4 3BMIPI CSIS 4 14 ...
Page 1431: ...S5PC110_UM 6 5BMULTI FORMAT CODEC 6 39 ...
Page 1471: ...S5PC110_UM 6 5BMULTI FORMAT CODEC 6 79 Figure 6 7 VC1 Parameters ...
Page 1626: ...S5PC110_UM 10 9BHIGH DEFINITION MULTIMEDIA INTERFACE 10 17 Figure 10 10 Channel Status Block ...
Page 1775: ...S5PC110_UM 13 12BG2D 13 6 FIMG 2D FIMG 2D FIMG 2D Figure 13 3 Rotation and Flip Example ...
Page 1798: ...Section 10 AUDIO ETC ...
Page 1803: ...S5PC110_UM 1 AUDIO SUBSYSTEM 1 2 Figure 8 7 Keypad I F Block Diagram 8 8 ...
Page 1951: ...Section 11 SECURITY ...
Page 1954: ...List of Tables Table Title Page Number Number Table 1 1 Security Features of S5PC110 1 2 ...
Page 1964: ...S5PC110_UM 2 ADVANCED CRYPTO ENGINE Figure 2 9 DES Byte Swapping Scheme 2 9 ...
Page 2005: ...Section 12 ETC ...
Page 2039: ...Section 13 SIZE BALL MAP ...