2:470
Volume 2, Part 1: Processor Abstraction Layer
PAL_VM_TR_READ
PAL_VM_TR_READ – Read a Translation Register (261)
Purpose:
Reads a translation register.
Calling Conv:
Stacked Registers
Mode:
Physical
Buffer:
Not dependent
Arguments:
Returns:
Status:
Description:
This procedure reads the specified translation register and returns its data in the buffer
starting at
tr_buffer
. The format of the data is returned in Translation Insertion Format,
as described in
Figure 4-5, “Translation Insertion Format,” on page 2:54
. In addition,
bit 0 of the IFA in
(an ignored field in the figure) will return whether the
translation is valid. If bit 0 is 1, the translation is valid.
Some fields of the translation register returned may be invalid. The validity of these
fields is indicated by the return argument
TR_valid
. If these fields are not valid, the
caller should ignore the indicated fields when reading the translation register returned
in
tr_buffer
.
• av – denotes that the access rights field is valid
• pv – denotes that the privilege level field is valid
• dv – denotes that the dirty bit is valid
• mv – denotes that the memory attributes are valid.
A value of 1 denotes a valid field. A value of 0 denotes an invalid field. Any value
returned in an invalid field must be ignored.
The
tr_buffer
parameter should be aligned on an 8 byte boundary.
Note:
This procedure may have the side effect of flushing all the translation cache
entries depending on the implementation.
Argument
Description
index
Index of PAL_VM_TR_READ within the list of PAL procedures.
reg_num
Unsigned 64-bit number denoting which TR to read.
tr_type
Unsigned 64-bit number denoting whether to read an ITR (0) or DTR (1). All other values are
reserved.
tr_buffer
64-bit pointer to the 32-byte memory buffer in which translation data is returned.
Return Value
Description
status
Return status of the PAL_VM_TR_READ procedure.
TR_valid
Formatted bit vector denoting which fields are valid. See
Reserved
0
Reserved
0
Status Value
Description
0
Call completed without error.
-2
Invalid argument
-3
Call completed with error.
Figure 11-50. Layout of
TR_valid
Return Value
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
Reserved
mv dv pv av
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36
35
34 33 32
Reserved
Summary of Contents for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS VOLUME 3 REV 2.3
Page 1: ......
Page 11: ...x Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 13: ...1 2 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 33: ...1 22 Volume 1 Part 1 Introduction to the Intel Itanium Architecture ...
Page 57: ...1 46 Volume 1 Part 1 Execution Environment ...
Page 147: ...1 136 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 149: ...1 138 Volume 1 Part 2 About the Optimization Guide ...
Page 191: ...1 180 Volume 1 Part 2 Predication Control Flow and Instruction Stream ...
Page 230: ......
Page 248: ...236 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 250: ...2 2 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 264: ...2 16 Volume 2 Part 1 Intel Itanium System Environment ...
Page 380: ...2 132 Volume 2 Part 1 Interruptions ...
Page 398: ...2 150 Volume 2 Part 1 Register Stack Engine ...
Page 486: ...2 238 Volume 2 Part 1 IA 32 Interruption Vector Descriptions ...
Page 750: ...2 502 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 754: ...2 506 Volume 2 Part 2 About the System Programmer s Guide ...
Page 796: ...2 548 Volume 2 Part 2 Interruptions and Serialization ...
Page 808: ...2 560 Volume 2 Part 2 Context Management ...
Page 842: ...2 594 Volume 2 Part 2 Floating point System Software ...
Page 850: ...2 602 Volume 2 Part 2 IA 32 Application Support ...
Page 862: ...2 614 Volume 2 Part 2 External Interrupt Architecture ...
Page 870: ...2 622 Volume 2 Part 2 Performance Monitoring Support ...
Page 891: ......
Page 1099: ...3 200 Volume 3 Instruction Reference padd Interruptions Illegal Operation fault ...
Page 1295: ...3 396 Volume 3 Resource and Dependency Semantics ...
Page 1296: ......
Page 1302: ...402 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 1494: ...4 192 Volume 4 Base IA 32 Instruction Reference FWAIT Wait See entry for WAIT ...
Page 1647: ...Volume 4 Base IA 32 Instruction Reference 4 345 ROL ROR Rotate See entry for RCL RCR ROL ROR ...
Page 1884: ...4 582 Volume 4 IA 32 SSE Instruction Reference ...
Page 1885: ...Index Intel Itanium Architecture Software Developer s Manual Rev 2 3 Index ...
Page 1886: ...Index Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 1898: ...INDEX Index 12 Index for Volumes 1 2 3 and 4 ...