2:438
Volume 2, Part 1: Processor Abstraction Layer
PAL_MEMORY_BUFFER
PAL_MEMORY_BUFFER – Allocate a cacheable memory buffer for
exclusive PAL usage (277)
Purpose:
Provides cacheable memory to PAL for exclusive use during runtime.
Calling Conv:
Stacked
Mode:
Physical
Buffer:
Not dependent
Arguments:
Returns:
Status:
Description:
This procedure is used to provide PAL firmware a cacheable memory buffer for its
exclusive use as well as the ability to relocate this buffer at a later point in time if
necessary. PAL provides information at reset hand-off about the minimum buffer size
required by this procedure, and also indicates if this procedure is required to be called
for correct functionality of the processor. See
Section 11.2.2, “PALE_RESET Exit State”
for additional information on the reset hand-off state.
The
base_address
input argument specifies the beginning address for the memory
buffer. The
alloc_size
input argument specifies the size of the memory buffer allocated
for PAL use. The minimum alignment requirement for this buffer is 4K. If the
base_address
is not at least 4K aligned, the procedure will return an invalid argument. If
the
alloc_size
input argument is smaller than the minimum size passed at PAL reset
handoff state, the procedure will return an invalid argument and provide the minimum
size required in the
min_size
return argument.
The
control_word
input argument specifies if this procedure is being used to register the
memory buffer or if it is being used to relocate the memory buffer. The format of the
control_word
Argument
Description
index
Index of PAL_MEMORY_BUFFER within the list of PAL procedures.
base_address
Physical address of the memory buffer allocated for PAL use.
alloc_size
Unsigned integer denoting the size of the memory buffer.
control_word
Formatted bit vector that provides control options for this procedure. See
Return Value
Description
status
Return status of the PAL_MEMORY_BUFFER procedure.
min_size
Returns the minimum size of the memory buffer required if the
alloc_size
input argument was
not large enough.
Reserved
0
Reserved
0
Status Value
Description
1
Call has not completed a buffer relocation due to a pending interrupt
0
Call completed without error
-1
Unimplemented procedure
-2
Invalid argument
-3
Call completed with error
Table 11-109.
control_word
Layout
Field
Bits
Description
reg
0
Value of 0 indicates registration for the first time of the buffer. A value of 1
indicates a relocation of the buffer.
int
1
Value of 1 indicates that the procedure should periodically poll for pending
external interrupts. If this value is 0, interrupts will be masked during the
execution of the entire procedure.
Reserved
63:2
Reserved
Summary of Contents for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS VOLUME 3 REV 2.3
Page 1: ......
Page 11: ...x Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 13: ...1 2 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 33: ...1 22 Volume 1 Part 1 Introduction to the Intel Itanium Architecture ...
Page 57: ...1 46 Volume 1 Part 1 Execution Environment ...
Page 147: ...1 136 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 149: ...1 138 Volume 1 Part 2 About the Optimization Guide ...
Page 191: ...1 180 Volume 1 Part 2 Predication Control Flow and Instruction Stream ...
Page 230: ......
Page 248: ...236 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 250: ...2 2 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 264: ...2 16 Volume 2 Part 1 Intel Itanium System Environment ...
Page 380: ...2 132 Volume 2 Part 1 Interruptions ...
Page 398: ...2 150 Volume 2 Part 1 Register Stack Engine ...
Page 486: ...2 238 Volume 2 Part 1 IA 32 Interruption Vector Descriptions ...
Page 750: ...2 502 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 754: ...2 506 Volume 2 Part 2 About the System Programmer s Guide ...
Page 796: ...2 548 Volume 2 Part 2 Interruptions and Serialization ...
Page 808: ...2 560 Volume 2 Part 2 Context Management ...
Page 842: ...2 594 Volume 2 Part 2 Floating point System Software ...
Page 850: ...2 602 Volume 2 Part 2 IA 32 Application Support ...
Page 862: ...2 614 Volume 2 Part 2 External Interrupt Architecture ...
Page 870: ...2 622 Volume 2 Part 2 Performance Monitoring Support ...
Page 891: ......
Page 1099: ...3 200 Volume 3 Instruction Reference padd Interruptions Illegal Operation fault ...
Page 1295: ...3 396 Volume 3 Resource and Dependency Semantics ...
Page 1296: ......
Page 1302: ...402 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 1494: ...4 192 Volume 4 Base IA 32 Instruction Reference FWAIT Wait See entry for WAIT ...
Page 1647: ...Volume 4 Base IA 32 Instruction Reference 4 345 ROL ROR Rotate See entry for RCL RCR ROL ROR ...
Page 1884: ...4 582 Volume 4 IA 32 SSE Instruction Reference ...
Page 1885: ...Index Intel Itanium Architecture Software Developer s Manual Rev 2 3 Index ...
Page 1886: ...Index Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 1898: ...INDEX Index 12 Index for Volumes 1 2 3 and 4 ...