![Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS VOLUME 3 REV 2.3 Manual Download Page 820](http://html.mh-extra.com/html/intel/itanium-architecture-software-developers-volume-3-rev-2-3/itanium-architecture-software-developers-volume-3-rev-2-3_manual_2073404820.webp)
2:572
Volume 2, Part 2: Memory Management
tables, or as a primary page table with collision chains. The long format VHPT is a
much better representation for address spaces that are sparsely populated, since
the short format VHPT has a linear layout and would consume a large amount of
memory. Single address space operating systems may prefer the long format VHPT
for this reason.
5.3.1
Short Format
The short format VHPT is a per-region linear table that contains translation entries for
every page in the region’s virtual address space. This makes the VHPT very large, but
since the VHPT itself lives in virtual address space only those parts of the VHPT that
actually contain valid translation entries have to be present in physical memory. If the
operating system’s page table is a hierarchical data structure and the last level of the
hierarchy is a linear list of translations, the VHPT can be mapped directly onto the page
table as shown in
If the VHPT walker tries to access a location in the VHPT for which no translation is
present in the TLB, a VHPT Translation fault is raised. The original address for which the
VHPT walker was trying to find an entry in the VHPT is supplied to the fault handler in
the IFA register. The fault handler can use this address to traverse the page table and
insert a translation into the TLB that maps the address the VHPT walker tried to access
(in IHA) to the page that contains the corresponding leaf page table.
Table 5-1.
Comparison of VHPT Formats
Attribute
Short Format
Long Format
Entry Size
8 Byte
32 Byte
Lookup
Linear
Hashed
Protection Keys
No
Yes
Page Size
per region
per entry
Figure 5-1.
Self-mapped Page Table
PTA
. . .
. . .
. . .
. . .
. . .
. . .
Page Table
VHPT
P
T
E
P
T
E
P
T
E
P
T
E
P
T
E
P
T
E
P
T
E
P
T
E
P
T
E
P
T
E
P
T
E
P
T
E
P
T
E
P
T
E
P
T
E
Summary of Contents for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS VOLUME 3 REV 2.3
Page 1: ......
Page 11: ...x Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 13: ...1 2 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 33: ...1 22 Volume 1 Part 1 Introduction to the Intel Itanium Architecture ...
Page 57: ...1 46 Volume 1 Part 1 Execution Environment ...
Page 147: ...1 136 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 149: ...1 138 Volume 1 Part 2 About the Optimization Guide ...
Page 191: ...1 180 Volume 1 Part 2 Predication Control Flow and Instruction Stream ...
Page 230: ......
Page 248: ...236 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 250: ...2 2 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 264: ...2 16 Volume 2 Part 1 Intel Itanium System Environment ...
Page 380: ...2 132 Volume 2 Part 1 Interruptions ...
Page 398: ...2 150 Volume 2 Part 1 Register Stack Engine ...
Page 486: ...2 238 Volume 2 Part 1 IA 32 Interruption Vector Descriptions ...
Page 750: ...2 502 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 754: ...2 506 Volume 2 Part 2 About the System Programmer s Guide ...
Page 796: ...2 548 Volume 2 Part 2 Interruptions and Serialization ...
Page 808: ...2 560 Volume 2 Part 2 Context Management ...
Page 842: ...2 594 Volume 2 Part 2 Floating point System Software ...
Page 850: ...2 602 Volume 2 Part 2 IA 32 Application Support ...
Page 862: ...2 614 Volume 2 Part 2 External Interrupt Architecture ...
Page 870: ...2 622 Volume 2 Part 2 Performance Monitoring Support ...
Page 891: ......
Page 1099: ...3 200 Volume 3 Instruction Reference padd Interruptions Illegal Operation fault ...
Page 1295: ...3 396 Volume 3 Resource and Dependency Semantics ...
Page 1296: ......
Page 1302: ...402 Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 1494: ...4 192 Volume 4 Base IA 32 Instruction Reference FWAIT Wait See entry for WAIT ...
Page 1647: ...Volume 4 Base IA 32 Instruction Reference 4 345 ROL ROR Rotate See entry for RCL RCR ROL ROR ...
Page 1884: ...4 582 Volume 4 IA 32 SSE Instruction Reference ...
Page 1885: ...Index Intel Itanium Architecture Software Developer s Manual Rev 2 3 Index ...
Page 1886: ...Index Intel Itanium Architecture Software Developer s Manual Rev 2 3 ...
Page 1898: ...INDEX Index 12 Index for Volumes 1 2 3 and 4 ...