ML620Q503/Q504 User's Manual
Chapter 28 Voltage Level Supervisor
FEUL620Q504 28-5
28.2.3 Voltage level supervisor mode register (VLSMOD)
Address: 0F902H
Access: R/W
Access size: 8/16 bit
Initial value: 0000H
7
6
5
4
3
2
1
0
VLSMODL
–
–
–
–
–
–
VLSSEL1
VLSSEL0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial value*
0
0
0
0
0
0
0
0
15
14
13
12
11
10
9
8
VLSMODH
–
–
–
–
–
VLSAMD1
VLSAMD0
VLSSM0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial value*
0
0
0
0
0
0
0
0
*: it is not reset when VLS reset is issued.
VLSMOD is a special function register (SFR) used to control the voltage level detection function.
It is necessary to set this register during the VLS is in the OFF state (ENVLS=”0”).
Description of Bits
•
VLSSEL1-0
(bits 1 to 0)
The VLSSEL1-0 bits are used to control enable/disable of the VLS reset/VLS interrupt request functions
when the voltage is lower than the threshold voltage.
VLSSEL1
VLSSEL0
Description
0
0
Reset function: disable, Interrupt request function: disable
(initial value)
0
1
Reset function: enable, Interrupt request function: disable
1
0
Reset function: disable, Interrupt request function: enable
1
1
Reset function: enable, Interrupt request function: disable
•
VLSSM0
(bit 8)
The VLSSM0 bit is used to select whether or not to use sampling for the VLS detection.
VLSSM0
Description
0
Detects without sampling (initial value)
1
Detects with sampling (T16KHZ 2
φ
)
[Note]
In the STOP mode, no sampling is performed regardless of the value set in VLSSM0 since the sampling clock stops. The
sampling depends on the frequency of LSCLK.
Summary of Contents for LAPIS SEMICONDUCTOR ML620Q503
Page 2: ...ML620Q503 Q504 User s Manual Issue Date Apr 16 2015 FEUL620Q504 01...
Page 18: ...Chapter 1 Overview...
Page 32: ...Chapter 2 CPU and Memory Space...
Page 44: ...Chapter 3 Reset Function...
Page 50: ...Chapter 4 Power Management...
Page 70: ...Chapter 5 Interrupts...
Page 134: ...Chapter 6 Clock Generation Circuit...
Page 161: ...Chapter 7 Time Base Counter...
Page 170: ...Chapter 8 Timers...
Page 183: ...Chapter 9 Function Timer FTM...
Page 231: ...Chapter 10 Watchdog Timer...
Page 239: ...Chapter 11 Synchronous Serial Port SSIO...
Page 251: ...Chapter 12 Synchronous Serial Port with FIFO SSIOF...
Page 283: ...Chapter 13 UART...
Page 303: ...Chapter 14 UART with FIFO UARTF...
Page 327: ...Chapter 15 I2 C Bus Interface...
Page 344: ...Chapter 16 Port XT...
Page 350: ...Chapter 17 Port 0...
Page 361: ...Chapter 18 Port 1...
Page 368: ...Chapter 19 Port2...
Page 379: ...Chapter 20 Port 3...
Page 395: ...Chapter 21 Port 4...
Page 410: ...Chapter 22 Port 5...
Page 426: ...Chapter 23 Melody Driver...
Page 439: ...Chapter 24 RC Oscillation type A D Converter RC ADC...
Page 462: ...Chapter 25 Successive Approximation Type A D Converter SA ADC...
Page 479: ...Chapter 26 Analog Comparator...
Page 489: ...Chapter 27 Flash Memory Control...
Page 505: ...Chapter 28 Voltage Level Supervisor VLS...
Page 517: ...Chapter 29 LLD circuit...
Page 519: ...Chapter 30 On Chip Debug Function...
Page 522: ...Appendixes...
Page 552: ...Revision History...