Rohm LAPIS SEMICONDUCTOR ML620Q503, User Manual

Page: 492 / 553

ML620Q503/Q504 User's Manual
Chapter 27 Flash Memory Control
FEUL620Q504 27- 3
27.2.2 Flash Address Register (FLASHA)
Address: 0F0E0H
Access: R/W
Access size: 8/16 bit
Initial value: 0000H
7 6 5 4 3 2 1 0
FLASHAL FA7 FA6 FA5 FA4 FA3 FA2 FA1 FA0
R/W R/W R/W R/W R/W R/W R/W R/W R
Initial value 0 0 0 0 0 0 0 0
15 14 13 12 11 10 9 8
FLASHAH FA15 FA14 FA13 FA12 FA11 FA10 FA9 FA8
R/W R/W R/W R/W R/W R/W R/W R/W R/W
Initial value 0 0 0 0 0 0 0 0
FLASHA is a special function register (SFR) used to set the flash memory rewrite addresses.
Description of Bits
•
FA15-0 (bits 15 to 0)
The FA15 to FA0 bits are used to set the address for block erase, sector erase, or 1-word write. The bit 0
is fixed to 0, and write to bit 0 is ignored.
At block erase, the block specified by FA15 to FA13 is erased.
At sector erase, the sector specified by FA15 to FA10 is erased.
Table 27-1 and Table 27-2 show the address setting values for block erase and sector erase respectively.
[Note]
Specify the addresses before remap in this register even after software remap or hardware (external pin)
remap. For remap function, refer to "27.3.4 Boot Area Remap Function by Software" and "27.3.5 Boot Area
Remap Function by Hardware".