TC1784
General Purpose Timer Array (GPTA
®
v5)
User´s Manual
21-193
V1.1, 2011-05
GPTA
®
v5, V1.14
ILM
8
rw
Input Line Mode
0
B
Input line is operating in Edge Sensitive Mode.
1
B
Input line is operating in Level Sensitive Mode.
In case of full speed GPTA
®
v5 module clock selection as
input clock, Level Sensitive Mode must be selected. In this
case the Edge Sensitive Mode will not produce any event.
CUD
9
rwh
Coherent Update Enable
0
B
Select output SO is not toggled on timer reset overflow.
1
B
Select output SO is toggled on next timer reset
overflow.
When CUD is set by software, it remains set until the next
timer reset overflow (LTCk reset event) occurs and is cleared
by hardware afterwards. CUD can be reset by software by
writing bit CUDCLR with 1 and CUD with 0. CUD is
automatically cleared after LTCk reset event and when mode
is switched to another mode than Reset Timer Mode. This bit
can only be set in Reset Timer Mode. If bits CUD and
CUDCLR are both written with 1, bit CUD will be set.
CUDCLR is always read as 0.
CEN
10
rh
Cell Enable
0
B
LTCk is currently disabled for local events.
1
B
LTCk is currently enabled for local events.
OCM
[13:11] rw
Output Control Mode Select
000
B
Current state of LTCkOUT output line is hold
001
B
Current state of LTCkOUT output line is toggled by an
internal LTCk event otherwise hold
010
B
LTCkOUT output line is forced to 0 by an internal LTCk
event otherwise hold
011
B
LTCkOUT output line is forced to 1 by an internal LTCk
event otherwise hold
1XX
B
LTCkOUT output line state is affected by an internal
LTCk event and/or by an operation occurred in an
adjacent LTCk cell (reported by M1I/M0I interface
lines).
OIA
14
rw
Output Immediate Action
0
B
No immediate action required.
1
B
Action defined by bit field OCM must be performed
immediately.
OIA is always read as 0.
Field
Bits
Type Description
Summary of Contents for TC1784
Page 1: ...User s Manual V1 1 2011 05 Microcontrollers TC1784 32 Bit Single Chip Microcontroller ...
Page 3: ...User s Manual V1 1 2011 05 Microcontrollers TC1784 32 Bit Single Chip Microcontroller ...
Page 950: ...TC1784 Direct Memory Access Controller DMA User s Manual 11 132 V1 1 2011 05 DMA V3 03 ...
Page 1949: ...TC1784 General Purpose Timer Array GPTA v5 User s Manual 21 297 V1 1 2011 05 GPTA v5 V1 14 ...
Page 2350: ...w w w i n f i n e o n c o m Published by Infineon Technologies AG Doc_Number ...