Infineon Technologies TC1784, User Manual

Page: 1542 / 2350

TC1784
FlexRay™ Protocol Controller (E-Ray)
User´s Manual 20-166 V1.1, 2011-05
E-Ray, V3.13
Write Header Section 1 (WRHS1)
WRHS1
Write Header Section 1
(0500
H
) Reset Value: 0000 0000
H
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
0 MBI TXM PPIT CFG CHB CHA 0 CYC
r rw rw rw rw rw rw r rw
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 FID
r rw
Field Bits Type Description
FID [10:0] rw Frame ID
Frame ID of the selected Message Buffer. The Frame ID defines
the slot number for transmission / reception of the respective
message. Message Buffers with Frame ID = 0 are considered as
not valid.
CYC [22:16] rw Cycle Code
The 7-bit cycle code determines the cycle set used for cycle
counter filtering. For details about the configuration of the cycle
code see
Section 20.6.7.3 .
CHA 24 rw Channel Filter Control A
The channel filtering field A associated with the buffer serves of
channel A as a filter for receive buffers, and as a control field for
transmit buffers
CHB 25 rw Channel Filter Control B
The channel filtering field B associated with the buffer serves of
channel B as a filter for receive buffers, and as a control field for
transmit buffers
CFG 26 rw Message Buffer Direction Configuration Bit
This bit is used to configure the corresponding buffer as a
transmit buffer or as a receive buffer. For Message Buffers
belonging to the receive FIFO the bit is not evaluated.
0
B
The corresponding buffer is configured as Receive Buffer
1
B
The corresponding buffer is configured as Transmit Buffer