20-3
MB86R02 ‘Jade-D’ Hardware Manual V1.64
20.1.3 Timing chart
CLK
VALID_I
VALID_O
RGB_I
RGB_O
00
00
01
00
00
00
10
00
Hcnt,
Vcnt
0
8
10
2
Dith_value
Random
Hsync
Vsync
11
00
10
00
00
00
01
00
00
01
01
01
10
01
11
01
10
01
00
01
01
01
11
01
10
00
01
00
11
00
0
8
2
12
4
14
6
12
4
14
6
0
8
2
10
Figure 20-3 Timing diagram for spatial dithering mode
Summary of Contents for MB86R02
Page 24: ...MB86R02 Jade D Hardware Manual V1 64 ...
Page 76: ...3 2 MB86R02 Jade D Hardware Manual V1 64 Figure 3 1 Memory map 1 ...
Page 77: ...3 3 MB86R02 Jade D Hardware Manual V1 64 Figure 3 2 Memory map 2 ...
Page 167: ...8 8 MB86R02 Jade D Hardware Manual V1 64 ...
Page 214: ...11 7 MB86R02 Jade D Hardware Manual V1 64 15 16 cycles initial value ...
Page 497: ...18 139 MB86R02 Jade D Hardware Manual V1 64 VSYNC is output 1 dot clock faster than HSYNC ...
Page 678: ......
Page 680: ......
Page 682: ...22 2 MB86R02 Jade D Hardware Manual V1 00 FUJITSU PROPRIETARY AND CONFIDENTIAL ...
Page 811: ...29 24 MB86R02 Jade D Hardware Manual V1 64 ...