17-1
MB86R02 ‘Jade-D’ Hardware Manual V1.64
17 APIX® Interface
This chapter describes the MB86R02 APIX interface.
17.1
Outline
MB86R02 provides two APIX interfaces. Each can be configured as APIX transmitter or receiver and
is compliant to the Inova APIX® Industrial Standard.
17.2
Features
The APIX interface has following features:
17.2.1.1
APIX® PHY
The APIX® PHY provides a high speed serial downstream link and a low speed serial upstream link
compliant to the Inova APIX® Industrial Standard. The downstream link transports video or generic
data and side-band data. The upstream link transports side-band data only.
Details can be found in document “APIX® Automotive Pixel Link Industrial Standard Rev. 1.0”
The downstream link provides the following Bandwidth Modes
•
Full Bandwidth Mode (1000 Mbit/s)
•
Half Bandwidth Mode (500 Mbit/s)
•
Low bandwidth Mode 1 (125 Mbit/s)
•
Low bandwidth Mode 2 (250 Mbit/s)
•
One single video channel
Further features of the APIX® PHY module are
•
Establishment and maintenance of serial frame alignment
•
Framing/deframing serial frames
•
Line coding and DC balancing
•
Serialization/deserialization
17.2.1.2
APIX® Ashell
The APIX® Automotive Shell (Ashell®) provides a secured bidirectional communication path for
control data. The following key functions are offered.
•
Convenient wrapping of APIX® PHY's interface
•
Transaction framing and de-framing
•
Establishment and maintenance of transaction alignment
•
Exchange of transactions utilizing services of APIX® PHY
•
Bit Error Detection
•
Bit error management
Details can be found in document “APIX® Automotive Pixel Link Industrial Standard Rev. 1.0”
Summary of Contents for MB86R02
Page 24: ...MB86R02 Jade D Hardware Manual V1 64 ...
Page 76: ...3 2 MB86R02 Jade D Hardware Manual V1 64 Figure 3 1 Memory map 1 ...
Page 77: ...3 3 MB86R02 Jade D Hardware Manual V1 64 Figure 3 2 Memory map 2 ...
Page 167: ...8 8 MB86R02 Jade D Hardware Manual V1 64 ...
Page 214: ...11 7 MB86R02 Jade D Hardware Manual V1 64 15 16 cycles initial value ...
Page 497: ...18 139 MB86R02 Jade D Hardware Manual V1 64 VSYNC is output 1 dot clock faster than HSYNC ...
Page 678: ......
Page 680: ......
Page 682: ...22 2 MB86R02 Jade D Hardware Manual V1 00 FUJITSU PROPRIETARY AND CONFIDENTIAL ...
Page 811: ...29 24 MB86R02 Jade D Hardware Manual V1 64 ...