PRELIMINARY
S3C6400X RISC MICROPROCESSOR
TV SCALER
16-7
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
2.2 FIFO Mode Operation
Output data format is determined by MODE[18] as described in Table 16-1 b). The output data format is fixed to
30-bit data, 10-bit per each component RGB or YCbCr444. The other specific mode configuration signals
mentioned in Table 16-1 b) are ignored if ExtFIFOIn or LCDPathEnable is set to “1”.
Table 16-2 Input and Output Data Format in FIFO Mode
OutRGB
(MODE[18])
Output Data Format (LCDPathEnable = 1)
(Progressive / Interlace)
0
YCbCr 444
1
RGB 30-bit
In Output FIFO mode, either progressive or interlace scan mode can be selected according to “interlace” control
register as define
d
in
chapter 6. Register Files Lists
. The “interlace” control bit is enabled only if LCDPathEnable =
1, otherwise its value is unaffected to DMA mode operation which support only progressive.
Even if an interlaced scan mode is enabled (LCDPathEnable = 1 and Interlace = 1), per frame management,
which consists of even field and odd filed, operates automatically. This means that user interruption is
unnecessary to inter field switching in the same frame. Therefore, the frame management scheme is identical for
both progressive and interlace scan mode. It is also compatible to that of the FIMV TV Scaler as described in
chapter 5.
3. Image Size and Scale Ratio
The RGB graphic source image size is determined by number of pixels along to horizontal and vertical
directions. YCbCr420 and YCbCr422 source image size is determined only by numbers of Y samples along to
horizontal and vertical directions. Destination image size is determined by final dimension of RGB graphic image.
The final dimension of RGB graphic image is determined after color space conversion if source image is YCbCr
image.