
PRELIMINARY
S3C6400 RISC MICROPROCESSOR
UART
31-15
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
UCONn
Bit
Description
Initial State
Clock Selection
[11:10] Select PCLK or EXT_UCLK0
4)
or EXT_UCLK1
4)
clock for the UART
baud rate.
x0 = PCLK : DIV_VAL
1)
= (PCLK / (bps x 16) ) -1
01 = EXT_UCLK0: DIV_VAL
1)
= (EXT_UCLK 0 / (bps x 16) ) –1
11 = EXT_UCLK1: DIV_VAL
1)
= (EXT_UCLK1 / (bps x 16) ) –1
0
Tx Interrupt Type
[9]
Interrupt request type.
2)
0 = Pulse (Interrupt is requested as soon as the Tx buffer becomes
empty in Non-FIFO mode or reaches Tx FIFO Trigger Level in FIFO
mode.)
1 = Level (Interrupt is requested while Tx buffer is empty in Non-
FIFO mode or reaches Tx FIFO Trigger Level in FIFO mode.)
0
Rx Interrupt
Type
[8]
Interrupt request type.
2)
0 = Pulse (Interrupt is requested the instant Rx buffer receives the
data in Non-FIFO mode or reaches Rx FIFO Trigger Level in FIFO
mode.)
1 = Level (Interrupt is requested while Rx buffer is receiving data in
Non-FIFO mode or reaches Rx FIFO Trigger Level in FIFO mode.)
0
Rx Time Out
Enable
[7]
Enable/Disable Rx time-out interrupts when UART FIFO is enabled.
The interrupt is a receive interrupt.
0 = Disable 1 = Enable
0
Rx Error Status
Interrupt Enable
[6]
Enable the UART to generate an interrupt upon an exception, such
as a break, frame error, parity error, or overrun error during a receive
operation.
0 = Do not generate receive error status interrupt.
1 = Generate receive error status interrupt.
0
Loop-back Mode
[5]
Setting loop-back bit to 1 cause the UART to enter the loop-back
mode. This mode is provided for test purposes only.
0 = Normal operation 1 = Loop-back mode
0
Send Break
Signal
[4]
Setting this bit causes the UART to send a break during 1 frame
time. This bit is automatically cleared after sending the break signal.
0 = Normal transmit 1 = Send break signal
0
Transmit Mode
[3:2]
Determine which function is currently able to write Tx data to the
UART transmit buffer register.
00 = Disable
01 = Interrupt request or polling mode
10 = DMA request( request signal 0)
11 = DMA request( request signal 1)
00
Receive Mode
[1:0]
Determine which function is currently able to read data from UART
receive buffer register.
00 = Disable
01 = Interrupt request or polling mode
10 = DMA request( request signal 0)
11 = DMA request( request signal 1)
00