
PRELIMINARY
S3C6400X RISC MICROPROCESSOR
PCM AUDIO INTERFACE
37
-7
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
PCM_CTL
Bit
Description
Initial
State
RXFIFO_DIPSTICK
[12:7]
Determines when the almost_full, almost_empty flags go active for
the RXFIFO
Almost_empty: fifo_depth < fifo_dipstick
Almost_full: fifo_depth > (32 – fifo_dipstick)
NOTE: if fifo_dipstick == 0
Almost_empty, Almost_full are invalid
NOTE: for DMA, RXFIFO_DIPSTICK is a don’t care
DMA unloading of RX fifo uses the rx_fifo_empty flag as
the DMA request
NOTE: non-DMA IRQ/polling RXFIFO_DIPSTICK should be 0x20
This will have the effect of rx_fifo_almost_full acting as a
rx_fifo_not_empty flag.
0
PCM_TX_DMA_EN
[6]
Enable the DMA interface for the TXFIFO
DMA must operate in the demand mode.
DMA_TX request will occur whenever the TXFIFO is not almost
full
0
PCM_RX_DMA_EN
[5]
Enable the DMA interface for the RXFIFO
DMA must operate in the demand mode.
DMA_RX request will occur whenever the RXFIFO is not empty.
0
TX_MSB_POS
[4]
Controls the position of the MSB bit in the serial output stream
relative to the PCMSYNC signal
0: MSB sent during the same clock that PCMSYNC is high
1: MSB sent on the next PCMSCLK cycle after PCMSYNC is high
0
RX_MSB_POS
[3]
Controls the position of the MSB bit in the serial input stream
relative to the PCMSYNC signal
0: MSB is captured on the falling edge of PCMSCLK during the
same cycle that PCMSYNC is high
1: MSB is captured on the falling edge of PCMSCLK during the
cycle after the PCMSYNC is high
0