PRELIMINARY
DISPLAY CONTROLLER
S3C6400X RISC MICROPROCESSOR
14-18
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
Table 14-2. 16BPP(A:5:5:5) Palette Data Format
INDE
X\Bit
Pos.
2
4
2
3
2
2
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
9 8 7 6 5 4 3 2 1 0
00H
- - -
- - - - -
A
E
N
R
4
R
3
R
2
R
1
R
0
G
4
G
3
G
2
G
1
G
0
B
4
B
3
B
2
B
1
B
0
01H
- - -
- - - - -
A
E
N
R
4
R
3
R
2
R
1
R
0
G
4
G
3
G
2
G
1
G
0
B
4
B
3
B
2
B
1
B
0
.......
- - -
- - - - -
… … … … … … … … … … … … … … … …
FFH
- - -
- - - - -
A
E
N
R
4
R
3
R
2
R
1
R
0
G
4
G
3
G
2
G
1
G
0
B
4
B
3
B
2
B
1
B
0
Num
ber
of
VD
- - -
- - - - -
-
2
3
2
2
2
1
2
0
1
9
1
5
1
4
1
3
1
2
1
1
7 6 5 4 3
Palette Read/Write
It is prohibited to access Palette memory during the ACTIVE status of the VSTATUS (vertical status) register.
When you execute to do Read/Write operation on the palette, VSTATUS register must be checked.