
PRELIMINARY
S3C6400 RISC MICROPROCESSOR AC97 CONTROLLER
35-11
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
AC97 CONTROLLER SPECIAL REGISTERS
AC97 SPECIAL FUNCION REGISTER SUMMARY
Register
Address
R/W
Description
Reset Value
AC_GLBCTRL 0x7F001000
R/W
AC97 Global Control Register
0x00000000
AC_GLBSTAT
0x7F001004 R AC97 Global Status Register
0x00000001
AC_CODEC_CMD
0x7F001008 R/W AC97 Codec Command Register
0x00000000
AC_CODEC_STAT 0x7F00100C
R
AC97 Codec Status Register
0x00000000
AC_PCMADDR 0x7F001010
R
AC97 PCM Out/In Channel FIFO Address
Register
0x00000000
AC_MICADDR 0x7F001014
R
AC97 Mic In Channel FIFO Address Register
0x00000000
AC_PCMDATA 0x7F001018
R/W
AC97 PCM Out/In Channel FIFO Data Register
0x00000000
AC_MICDATA 0x7F00101C
R/W
AC97 MIC In Channel FIFO Data Register
0x00000000
AC97 GLOBAL CONTROL REGISTER (AC_GLBCTRL)
This is the global register of the AC97 controller. There are interrupt control registers, DMA control registers,
AC-Link control register, data transmission control register and related reset control register.
Register
Address
R/W
Description
Reset Value
AC_GLBCTRL 0x7F001000
R/W
AC97
Global Control Register
0x000000
AC_GLBCTRL
Bit
Description
Initial State
- [31]
Reserved.
0
Codec ready interrupt clear
[30]
1 : Interrupt clear(write only)
0
PCM out channel underrun
interrupt clear
[29]
1 : Interrupt clear(write only)
0
PCM in channel overrun
interrupt clear
[28]
1 : Interrupt clear(write only)
0
Mic in channel overrun
interrupt clear
[27]
1 : Interrupt clear(write only)
0
PCM out channel threshold
interrupt clear
[26]
1 : Interrupt clear(write only)
0
PCM in channel threshold
interrupt clear
[25]
1 : Interrupt clear(write only)
0
MIC in channel threshold
interrupt clear
[24]
1 : Interrupt clear(write only)
0
- [23]
Reserved
0