
PRELIMINARY
ELECTRICAL DATA
S3C6400X
RISC MICROPROCESSOR
41-16
Preliminary product information describe products that are in development,
for which full characterization data and associated errata are not yet available.
Specifications and information herein are subject to change without notice.
Table 41-9. OneNAND Bus Timing Constants
(VDDINT= 1.0V
±
0.05V, TA = -40 to 85
°
C, VDDM0 = 1.8V
±
0.15V)
Parameter Symbol
Min
Max
Unit
OneNAND SMCLK cycle
t
CLK
15 ns
OneNAND Clock High time
t
CLKH
5
ns
OneNAND Clock Low time
t
CLKL
5
ns
OneNAND CSn Setup time to SMCLK
t
CES
6
ns
OneNAND Initial Access time
t
IAA
70
ns
OneNAND Burst Access time valid SMCLK to Output delay
t
BA
11.5
ns
OneNAND Data Hold time from next clock cycle
t
BDH
3.5 ns
OneNAND Output Enable to Data
t
OE
20
ns
OneNAND CSn Disable to Output High Z
t
CEZ
20
ns
OneNAND OEn Disable to Output High Z
t
OEZ
15
ns
OneNAND Address Setup time to SMCLK
t
ACS
5
ns
OneNAND Address Hold time to SMCLK
t
ACH
6
ns
OneNAND ADRVALID Setup time to SMCLK
t
AVDS
5
ns
OneNAND ADRVALID Hold time to SMCLK
t
AVDH
6
ns
OneNAND Write Data Setup time to SMCLK
t
WDS
5
ns
OneNAND Write Data Hold time to SMCLK
t
WDH
2
ns
OneNAND WEn Setup time to SMCLK
t
WES
5
ns
OneNAND WEn Hold time to SMCLK
t
WEH
6
ns
OneNAND ADRVALID high to OEn low
t
AVDO
0
ns
OneNAND SMCLK to RDY valid
t
RDYO
11.5
ns
OneNAND SMCLK to RDY Setup time
t
RDYA
11.5
ns
OneNAND RDY Setup time to SMCLK
t
RDYS
11.5
ns
OneNAND CSn low to RDY valid
t
CER
15
ns
OneNAND Access time from CSn low
t
CE
76
ns
OneNAND Asynchronous Access time from ADRVALID low
t
AA
76
ns
OneNAND Asynchronous Access time from address valid
t
ACC
76
ns
OneNAND Read Cycle time
t
RC
76 ns
OneNAND ADRVALID low pulse width
t
AVDP
12 ns
OneNAND Address Setup to rising edge of ADRVALID
t
AAVDS
5
ns