![NXP Semiconductors freescale KV4 Series Reference Manual Download Page 806](http://html1.mh-extra.com/html/nxp-semiconductors/freescale-kv4-series/freescale-kv4-series_reference-manual_1721789806.webp)
PWMA_SMnCAPTCTRLB field descriptions (continued)
Field
Description
01
Capture falling edges
10
Capture rising edges
11
Capture any edge
3–2
EDGB0
Edge B 0
These bits control the input capture 0 circuitry by determining which input edges cause a capture event.
00
Disabled
01
Capture falling edges
10
Capture rising edges
11
Capture any edge
1
ONESHOTB
One Shot Mode B
This bit selects between free running and one shot mode for the input capture circuitry.
0
Free running mode is selected.
If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is
set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture
circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues
indefinitely.
If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled
capture circuit.
1
One shot mode is selected.
If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is
set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture
circuit 1 performs a capture, it is disarmed and CAPTCTRLB[ARMB] is cleared. No further captures
will be performed until CAPTCTRLB[ARMB] is set again.
If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture
circuit and CAPTCTRLB[ARMB] is then cleared.
0
ARMB
Arm B
Setting this bit high starts the input capture process. This bit can be cleared at any time to disable input
capture operation. This bit is self-cleared when in one shot mode and one or more of the enabled capture
circuits has had a capture event.
0
Input capture operation is disabled.
1
Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled.
37.4.28 Capture Compare B Register (PWMA_SMnCAPTCOMPB)
Address: 4003_3000h base + 3Ah (96d × i), where i=0d to 3d
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
Write
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Memory Map and Registers
KV4x Reference Manual, Rev. 2, 02/2015
806
Preliminary
Freescale Semiconductor, Inc.
Summary of Contents for freescale KV4 Series
Page 2: ...KV4x Reference Manual Rev 2 02 2015 2 Preliminary Freescale Semiconductor Inc...
Page 60: ...KV4x Reference Manual Rev 2 02 2015 60 Preliminary Freescale Semiconductor Inc...
Page 128: ...Debug Security KV4x Reference Manual Rev 2 02 2015 128 Preliminary Freescale Semiconductor Inc...
Page 138: ...Boot KV4x Reference Manual Rev 2 02 2015 138 Preliminary Freescale Semiconductor Inc...
Page 1358: ...KV4x Reference Manual Rev 2 02 2015 1358 Preliminary Freescale Semiconductor Inc...