![NXP Semiconductors freescale KV4 Series Reference Manual Download Page 564](http://html1.mh-extra.com/html/nxp-semiconductors/freescale-kv4-series/freescale-kv4-series_reference-manual_1721789564.webp)
Table 30-15. MCG modes of operation (continued)
Mode
Description
In FBE mode, the MCGOUTCLK is derived from the external reference clock. The FLL is
operational but its output is not used. This mode is useful to allow the FLL to acquire its target
frequency while the MCGOUTCLK is driven from the external reference clock. The FLL clock
(DCOCLK) is controlled by the external reference clock, and the DCO clock frequency locks to a
multiplication factor, as selected by C4[DRST_DRS] and C4[DMX32] bits, times the divided external
reference frequency. See the C4[DMX32] bit description for more details. In FBE mode, the PLL is
disabled in a low-power state unless C5[PLLCLKEN] is set .
PLL Engaged External
(PEE)
PLL Engaged External (PEE) mode is entered when all the following conditions occur:
• 00 is written to C1[CLKS].
• 0 is written to C1[IREFS].
• 1 is written to C6[PLLS].
In PEE mode, the MCGOUTCLK is derived from the output of PLL which is controlled by a external
reference clock. The PLL clock frequency locks to a multiplication factor, as specified by its
corresponding VDIV, times the selected PLL reference frequency, as specified by its corresponding
PRDIV. The PLL's programmable reference divider must be configured to produce a valid PLL
reference clock. The FLL is disabled in a low-power state.
PLL Bypassed External
(PBE)
PLL Bypassed External (PBE) mode is entered when all the following conditions occur:
• 10 is written to C1[CLKS].
• 0 is written to C1[IREFS].
• 1 is written to C6[PLLS].
• 0 is written to C2[LP].
In PBE mode, MCGOUTCLK is derived from the external reference clock; the PLL is operational,
but its output clock is not used. This mode is useful to allow the PLL to acquire its target frequency
while MCGOUTCLK is driven from the external reference clock. The PLL clock frequency locks to a
multiplication factor, as specified by its [VDIV], times the PLL reference frequency, as specified by
its [PRDIV]. In preparation for transition to PEE, the PLL's programmable reference divider must be
configured to produce a valid PLL reference clock. The FLL is disabled in a low-power state.
Bypassed Low Power
Internal (BLPI)
Bypassed Low Power Internal (BLPI) mode is entered when all the following conditions occur:
• 01 is written to C1[CLKS].
• 1 is written to C1[IREFS].
• 0 is written to C6[PLLS].
• 1 is written to C2[LP].
In BLPI mode, MCGOUTCLK is derived from the internal reference clock. The FLL is disabled and
PLL is disabled even if C5[PLLCLKEN] is set to 1.
Bypassed Low Power
External (BLPE)
Bypassed Low Power External (BLPE) mode is entered when all the following conditions occur:
• 10 is written to C1[CLKS].
• 0 is written to C1[IREFS].
• 1 is written to C2[LP].
In BLPE mode, MCGOUTCLK is derived from the external reference clock. The FLL is disabled and
PLL is disabled even if the C5[PLLCLKEN] is set to 1.
Table continues on the next page...
Functional description
KV4x Reference Manual, Rev. 2, 02/2015
564
Preliminary
Freescale Semiconductor, Inc.
Summary of Contents for freescale KV4 Series
Page 2: ...KV4x Reference Manual Rev 2 02 2015 2 Preliminary Freescale Semiconductor Inc...
Page 60: ...KV4x Reference Manual Rev 2 02 2015 60 Preliminary Freescale Semiconductor Inc...
Page 128: ...Debug Security KV4x Reference Manual Rev 2 02 2015 128 Preliminary Freescale Semiconductor Inc...
Page 138: ...Boot KV4x Reference Manual Rev 2 02 2015 138 Preliminary Freescale Semiconductor Inc...
Page 1358: ...KV4x Reference Manual Rev 2 02 2015 1358 Preliminary Freescale Semiconductor Inc...